


EG70 AMD Brazos-2 Platform Rev. 2.1

BLOCK DIAGRAM



| FCH Hudson M1 | Use As | Signal Name | INT/EXT Pull-up/down | Power |
|---------------------------------|--------|-----------------------|----------------------------|--------|
| General Events | | | | |
| GA20IN/GEVENT0# | GPI | A20GATE | INT PU 8.2K | +3VS |
| KBRST#/GEVENT1# | GPI | EC_KB_RST# | INT PU 8.2K | +3VS |
| THRMTRIP#/GEVENT2# | GPI | CPU_THERMTRIP# | INT PU 10K | +3VSUS |
| LPC_PME#/GEVENT3# | GPI | EXT_SCI# @ | | +3VSUS |
| PCI_PME#/GEVENT4# | GPI | EXT_SMI# @ | | +3VSUS |
| SPI_CS3#/GBE_STAT1/GEVENT21# | GPI | EXT_SCI# | INT PU 10K | +3VSUS |
| RI#/GEVENT22# | GPI | EXT_SMI# | INT PU 10K | +3VSUS |
| GEVENT5# | GPI | USB30_EXT_SMI# | INT PU 10K | +3VSUS |
| WAKE#/GEVENT8# | GPI | PCIE_WAKE# | INT PU 10K | +3VSUS |
| USB_OC3#/AC_PRES/TDO/GEVENT15# | | SATA_ODD_PRSNT# | INT PU 10K | +3VSUS |
| USB_OC4#/IR_RX0/GEVENT16# | | SATA_ODD_DA# | INT PU 10K | +3VSUS |
| SLP_S3# | GPO | PM_SUSB# | EXT PD 100K | +3VSUS |
| SLP_S5# | GPO | PM_SUSC# | EXT PD 100K | +3VSUS |
| PWR_BTN# | GPI | PM_PWRBTN# | | +3VSUS |
| PWR_GOOD | GPI | PM_PWROK | | +3VSUS |
| RSMRST# | GPI | PM_RSMRST# | EXT PD 10K | +3VSUS |
| NB_PWRGD | | NB_PWRGD | EXT PU 4.7K | +3VSUS |
| GPIO | | | | |
| INTH#/GPIO35 | | VGA_PWRON | EXT PU 8.2K | +3VS |
| SCL0/GPIO43 | | SMB_CLK_S | EXT PU 2.2K | +3VS |
| SDA0/GPIO47 | | SMB_DAT_S | EXT PU 2.2K | +3VS |
| SERIRQ/GPIO48 | | INT_SERIRQ | INT PU 8.2K | +3VS |
| FANOUT0/GPIO53 | GPO | WLAN_ON | INT PU 8.2K | +3VS |
| SATA_IS4#/FANOUT3/GPIO55 | Native | SATA_ODD_PWRGT | INT PU 8.2K | +3VS |
| CLK_REQ1#/FANOUT4/GPIO61 | Native | CLKREQ_MINICARD_WLAN# | EXT PD 10K @ | +3VS |
| CLK_REQ2#/FANIN4/GPIO62 | Native | CLKREQ2_LAN# | EXT PD 10K @ | +3VS |
| CLKREQ3#/SATA_IS1#/GPIO63 | Native | CLKREQ_PCIE_USB30# | EXT PU 10K EXT PD 10K @ | +3VS |
| CLK_REQ4#/SATA_ISO#/GPIO64 | Native | CLK_REQ4#_DP | EXT PD 10K | +3VS |
| CLK_REQG#/GPIO65/OSCIN/IDLEEXT# | Native | ATI_CLKREQ# | INT PU 8.2K | +3VS |
| SPKR/GPIO66 | | SB_SPKR | - | +3VS |
| SATA_ACT#/GPIO67 | | SATA_LED# | EXT PU 10K | +3VS |
| SPI_CLK/GPIO162 | | SPI_CLK | INT PD 10K | +3VSUS |
| SPI_DO/GPIO163 | | SPI_DO | INT PD 10K | +3VSUS |
| SPI_DI/GPIO164 | | SPI_DI | INT PD 10K | +3VSUS |
| SPI_CS1#/GPIO165 | | SPI_CS1# | INT PD 10K | +3VSUS |
| AZ_SDIN0/GPIO167 | | ACZ_SDIN0 | EXT PD 10K @ | +3VSUS |
| AZ_SDIN0/GPIO168 | | ACZ_SDIN1 | EXT PD 10K @ | |
| AZ_SDIN0/GPIO169 | | ACZ_SDIN2 | EXT PD 10K @ | |
| TEMPIN0/GPIO171 | | | | |
| TEMPIN1/GPIO172 | | | EXT PD 10K | +3VSUS |
| TEMPIN2/GPIO173 | | | EXT PD 10K | +3VSUS |
| TEMPIN3/TELETR#/GPIO174 | | APU_ALERT# | | +3VSUS |
| VIN0/GPIO175 | | | EXT PD 10K | +3VSUS |
| VIN1/GPIO176 | | | EXT PD 10K | +3VSUS |
| VIN2/GPIO177 | | | EXT PD 10K | +3VSUS |
| VIN3/GPIO178 | | | EXT PD 10K | +3VSUS |
| VIN4/GPIO179 | | | EXT PD 10K | +3VSUS |
| VIN5/GPIO180 | | | EXT PD 10K | +3VSUS |
| VIN6/GBE_STAT3/GPIO181 | | | EXT PD 10K | +3VSUS |
| VIN7/GBE_LED3/GPIO182 | | | EXT PD 10K | +3VSUS |
| USB_FSD0P/GPIO185 | | USB_CB0 | INT PD 15K | +3VSUS |
| USB_FSD0P/GPIO186 | | USB_CB1 | INT PD 15K | +3VSUS |
| PS2_DAT/SDA4/GPIO187 | | WLAN_LED | INT PU 10K | +3VSUS |
| SCL2/GPIO193 | | | EXT PD 10K | |
| SDA2/GPIO194 | | | EXT PD 10K | |
| SCL3_LV/GPIO195 | | | EXT PD 10K | |
| SDA3_LV/GPIO196 | | | EXT PD 10K | |
| EC_PWM2/EC_TIMER2/GPIO199 | | EC_PWM2 | EXT PU 10K | |
| EC_PWM3/EC_TIMER3/GPIO200 | | EC_PWM3 | EXT PD 2.2K | |
| KSI_0/GPIO209 | | USB_SEL (DOS:1/WIN:0) | INT PU 10K | +3VSUS |
| KSO_1/GPIO210 | | BT_ON | INT PU 10K | +3VSUS |
| SCL1/GPIO227 | | | EXT PD 10K | +3VSUS |
| SDA1/GPIO228 | | | EXT PD 10K | +3VSUS |

| EC GPIO | Use As | Signal Name |
|---------|--------|------------------|
| GPIO0 | | RTCCCLK |
| GPIO1 | | FANO_TACH |
| GPIO2 | | - |
| GPIO3 | | PWR_SW# |
| GPIO4 | | BAT1_IN_OC# |
| GPIO5 | | AC_IN_OC |
| GPIO6 | | DC_IN_LED# |
| GPIO7 | | - |
| GPIO8 | | - |
| GPIO9 | | - |
| GPIO10 | | SUSB_EC# |
| GPIO11 | | PM_CLKRUN# |
| GPIO12 | | - |
| GPIO13 | | PM_PWROK |
| GPIO14 | | USB_OC2#_EC |
| GPIO15 | | PWR_GREEN_LED# |
| GPIO16 | | - |
| GPIO17 | | SMB0_CLK |
| GPIO18 | | - |
| GPIO19 | | - |
| GPIO20 | | USB_OCI#_EC |
| GPIO21 | | PWR_AMBER_LED# |
| GPIO22 | | SMB0_DAT |
| GPIO23 | | PLT_IDO |
| GPIO24 | | - |
| GPIO25 | | - |
| GPIO26 | | TP_CLK |
| GPIO27 | | TP_DAT |
| GPIO28 | | - |
| GPIO29 | | - |
| GPIO30 | | VSUS_ON |
| GPIO31 | | EC_LPCRST_GATE |
| GPIO32 | | LCD_BL_PWM |
| GPIO33 | | - |
| GPIO34 | | - |
| GPIO35 | | - |
| GPIO36 | | NUM_LED# |
| GPIO37 | | - |
| GPIO38 | | - |
| GPIO39 | | - |
| GPIO40 | | BAT_WHITE_LED# |
| GPIO41 | | TP_ON_OFF# |
| GPIO42 | | PM_PWRBTN# |
| GPIO43 | | PM_RSMRST# |
| GPIO44 | | ALL_SYSTEM_PWRGD |
| GPIO45 | | BAT_ORG_LED# |
| GPIO46 | | - |
| GPIO47 | | PM_SUSC# |
| GPIO48 | | - |
| GPIO49 | | - |
| GPIO50 | | LCD_BACKOFF# |
| GPIO51 | | CAP_LED# |
| GPIO52 | | THRO_CPU |
| GPIO53 | | SUS_PWRGD |
| GPIO54 | | EXT_SCI# |
| GPIO55 | | - |
| GPIO56 | | PLT_ID1 |
| GPIO57 | | KSO17 |
| GPIO58 | | - |
| GPIO59 | | - |
| GPIO60 | | KSO16 |
| GPIO61 | | KSO15 |
| GPIO62 | | KSO14 |
| GPIO63 | | KSO13 |
| GPIO64 | | KSO12 |
| GPIO65 | | EXT_SMI# |
| GPIO66 | | FAN_PWM |






| EC GPIO | Use As | Signal Name |
|---------|--------|-------------|
| GPIO67 | | SUSC_EC# |
| GPIO68 | | - |
| GPIO69 | | - |
| GPIO70 | | OP_SD# |
| GPIO71 | | PM_SUSB# |
| GPIO72 | | LID_SW# |
| GPIO73 | | SMB1_CLK |
| GPIO74 | | SMB1_DAT |
| GPIO75 | | - |
| GPIO76 | | SHBM |
| GPIO77 | | - |
| GPIO78 | | - |
| GPIO79 | | - |
| GPIO80 | | - |
| GPIO81 | | CPU_VRON |
| GPIO82 | | USBSLP_EN# |
| GPIO83 | | - |
| GPIO84 | | USBP01_EN# |
| GPIO85 | | A20GATE |
| GPIO86 | | RCIN# |
| GPIO87 | | - |
| GPIO88 | | - |
| GPIO89 | | - |
| GPIO90 | | AD_I_INP |
| GPIO91 | | - |
| GPIO92 | | - |
| GPIO93 | | - |
| GPIO94 | | - |
| GPIO95 | | - |
| GPIO96 | | CTL_FAN |
| GPIO97 | | VRM_PWRGD |

SM_BUS ADDRESS :

| SM-Bus Device | SM-Bus Address |
|------------------------|----------------|
| SO-DIMM 0 | 101000x (A0h) |
| SO-DIMM 1 | 101001x (A4h) |
| CPU Thermal IC(G780) | 1001100x (98h) |
| VGA Thermal IC(G781-1) | 1001100x (9Ah) |
| | |
| | |
| | |
| | |


| APU | DP0 | LVDS | USB 0 | USB Port (1) |
|-----|------|------------|--------|--------------|
| | DP1 | HDMI | USB 1 | USB Port (2) |
| | | | USB 2 | USB Port (3) |
| | | | USB 3 | USB Port (4) |
| FCH | GPP0 | N/A | USB 4 | N/A |
| | GPP1 | WLAN | USB 5 | N/A |
| | GPP2 | LAN | USB 6 | N/A |
| | GPP3 | USB3_0_NEC | USB 7 | Card Reader |
| | GPP4 | N/A | USB 8 | CMOS Camera |
| | | | USB 9 | Bluetooth |
| | | | USB 10 | N/A |
| | | | USB 11 | N/A |
| | | | USB 12 | N/A |
| | | | USB 13 | N/A |

| | |
|-------|----------|
| SATA0 | SATA HDD |
| SATA1 | SATA ODD |
| SATA2 | N/A |
| SATA3 | N/A |
| SATA4 | N/A |
| SATA5 | N/A |



1228

rename /1207-11



1025


0930

1025

cost down /1219-11

1213


pull up to +1.8VS




change to virtual P/N /0116-12

change to virtual P/N /0116-12


cost down /1220-11




Plamrest Thermal





1105





cost down /1220-11






+V CORE
 10UF x 7
 1UF x 4
 0.1UF x 5
 180PF x 2


+VDDCR_NB
 10UF x 7
 1UF x 4
 0.1UF x 5
 180PF x 2





| | | | |
|------------------------------|--------------|-----------------------------|---------|
| PEGATRON | | Title : CPU(4)_PWR | |
| | | Engineer: <i>Eric Chung</i> | |
| Size | Project Name | | Rev |
| Custom | EG70 | | 1.1 |
| Date: Monday, April 23, 2012 | | Sheet | 6 of 99 |

H:4.0mm 1202-002H000




R 1.1 /0308
Change PN to 8mm H

Layout Note: Place these caps near SODIMM 0


0301
1202-00E1000-->12V02GIRM001

divide voltage or using regulator to produce 0.75v /1213-11




SMBus Slave Address: A0H

1006





Layout Note: Place these caps near SO DIMM 0







H:8.0mm 1202-00P000

R 1.1 /0308
Change PN to 8mm H




SMBus Slave Address: A2H




divide voltage or using regulator to produce 0.75v /1213-11




| | | | |
|-------------------------------------|--------------|--------------------------------------|---------|
| PEGATRON | | Title : DDR3(3)_CA/DQ Voltage | |
| | | Engineer: Eric_Chung | |
| Size | Project Name | Rev | |
| Custom | EG70 | 1.1 | |
| Date: Monday, April 23, 2012 | | Sheet | 9 of 99 |




| | |
|---------------|----------------|
| CMOS Settings | JRST2001 |
| Clear CMOS | Shunt |
| Keep CMOS | Open (Default) |




| Component | Location |
|----------------------------------|----------|
| USB3.0 port (I/O) | B11 |
| USB3.0 port (I/O) | D11 |
| Camera | E10 |
| BT | G9 |
| USB port (I/O) (left) | A6 |
| USB port (I/O) (right) | C5 |
| USB port (I/O) (right) | C1 |
| USB port (I/O) (Left debug port) | E1 |






Red ----> have been modified /1227-11



| U2001D | | | |
|----------------------|-----------|--------|-----|
| HUDSON-2 PART 5 OF 5 | | | |
| A3 | VSS9 | VSS119 | T25 |
| B7 | VSS10 | VSS120 | T27 |
| B13 | VSS57 | VSS127 | U14 |
| D9 | VSS67 | VSS128 | U17 |
| D12 | VSS59 | VSS129 | U20 |
| D13 | VSS58 | VSS130 | U21 |
| E5 | VSS58 | VSS131 | U22 |
| E12 | VSS63 | VSS132 | U23 |
| E16 | VSS60 | VSS133 | U24 |
| E29 | VSS81 | VSS134 | U25 |
| F7 | VSS62 | VSS135 | U26 |
| F9 | VSS72 | VSS136 | U27 |
| F11 | VSS73 | VSS137 | U28 |
| F18 | VSS64 | VSS138 | U29 |
| F16 | VSS65 | VSS139 | U30 |
| F17 | VSS66 | VSS140 | U31 |
| F19 | VSS67 | VSS141 | U32 |
| F23 | VSS68 | VSS142 | U33 |
| F29 | VSS69 | VSS143 | U34 |
| F29 | VSS70 | VSS144 | U35 |
| G6 | VSS71 | VSS145 | U36 |
| G16 | VSS76 | VSS146 | U37 |
| G32 | VSS74 | VSS147 | U38 |
| H12 | VSS75 | VSS148 | U39 |
| H15 | VSS77 | VSS149 | U40 |
| H29 | VSS78 | VSS150 | U41 |
| J6 | VSS79 | VSS151 | U42 |
| J9 | VSS84 | VSS152 | U43 |
| J10 | VSS85 | VSS153 | U44 |
| J13 | VSS80 | VSS154 | U45 |
| J28 | VSS81 | VSS155 | U46 |
| J32 | VSS82 | VSS156 | U47 |
| K7 | VSS83 | VSS157 | U48 |
| K16 | VSS89 | VSS158 | U49 |
| K27 | VSS86 | VSS159 | U50 |
| K28 | VSS87 | VSS160 | U51 |
| LE | VSS88 | VSS161 | U52 |
| L12 | VSS95 | VSS162 | U53 |
| L13 | VSS90 | VSS163 | U54 |
| L15 | VSS91 | VSS164 | U55 |
| L16 | VSS92 | VSS165 | U56 |
| L21 | VSS93 | VSS166 | U57 |
| M13 | VSS94 | VSS167 | U58 |
| M16 | VSS98 | VSS168 | U59 |
| M21 | VSS97 | VSS169 | U60 |
| M25 | VSS96 | VSS170 | U61 |
| M5 | VSS99 | VSS171 | U62 |
| N11 | VSS104 | VSS172 | U63 |
| N13 | VSS100 | VSS173 | U64 |
| N26 | VSS101 | VSS174 | U65 |
| N28 | VSS102 | VSS175 | U66 |
| N29 | VSS103 | VSS176 | U67 |
| P12 | VSS103 | VSS177 | U68 |
| P18 | VSS105 | VSS178 | U69 |
| P20 | VSS106 | VSS179 | U70 |
| P21 | VSS107 | VSS180 | U71 |
| P31 | VSS108 | VSS181 | U72 |
| P33 | VSS109 | VSS182 | U73 |
| R4 | VSS110 | VSS183 | U74 |
| R11 | VSS114 | VSS184 | U75 |
| R25 | VSS111 | VSS185 | U76 |
| R28 | VSS112 | VSS186 | U77 |
| T11 | VSS113 | VSS187 | U78 |
| T16 | VSS116 | VSS188 | U79 |
| T18 | VSS117 | VSS189 | U80 |
| N8 | VSSAN_HWM | VSS141 | T21 |
| K25 | VSSAN_HWM | VSS138 | L28 |
| VSSXL | VSSAN_HWM | VSS139 | K33 |
| VSSPL_SYS | VSSAN_HWM | VSS140 | N28 |
| | | VSS115 | R6 |


Strap Pins




| | | PCICLK1 | RTCCCLK | PCICLK3 | PCICLK4 | LPCCLK0 CLK_KBCPCI | LPCCLK1 | EC_PWM2 |
|------|--|------------------|-----------------------------|---------------------|--------------------------|-----------------------|--------------------------|---------|
| High | | PCIE Gen2 | S5 PLUS MODE Disable | debug | no-Fusion clock mode | EC enable | clock gen. enable | LPC ROM |
| Low | | PCIE Gen1 | S5 PLUS MODE Enable | ignore debug | Fusion clock mode | EC disable | clock gen. disable | SPI ROM |

Debug Straps

| | AD23 | PCIE_ARST#_TRAVIS AD24 | | AD27 |
|------|-----------------------------|----------------------------|--|--------------------|
| High | disable PCI mem boot | default PCIE straps | | use PCI PLL |
| Low | enable PCI mem boot | EEPROM PCIE straps | | by pass PCI PLL |



| | | | |
|-------------------------------------|-----------------------------|-------------------------------------|----------|
| PEGATRON | | Title : PCH(6)_CPU,GPIO,MISC | |
| Engineer: Eric_Chung | | | |
| Size Custom | Project Name EG70 | Rev 1.1 | |
| Date: Monday, April 23, 2012 | | Sheet | 25 of 99 |




change ROM capacity from 16Mb to 32Mb /1219-11

reserve /0317

cost down /1220-11


1110



WINBOND: 0500-00P4000 (16Mb)
 MXIC: 0500-00TY000 (16Mb)

reserved for BIOS testing

| | | |
|---------------------------------|-----------------------------|------------|
| PEGATRON Title : SPI ROM | | |
| Engineer: Eric Chung | | |
| Size A | Project Name EG70 | Rev 1.1 |
| Date: Monday, April 23, 2012 | Sheet 28 | of 99 |



| | | | |
|-------------------------------------|--------------|---------------------------------|----------|
| PEGATRON | | Title : CLK_SLG8SP585VTR | |
| | | Engineer: Eric_Chung | |
| Size | Project Name | | Rev |
| Custom | EG70 | | 1.1 |
| Date: Monday, April 23, 2012 | | Sheet | 29 of 99 |





Table of power supply pins and their corresponding values:






| | | |
|---------|---------|--|
| +3VA_EC | +3VA_EC | 28.32/44 |
| +3VS | +3VS | 4.5,7.8,20.21,22,23,24,31,32,38,40,45,46,48,50,55,57,60,66,75,80,91,92 |
| +3VSUS | +3VSUS | 4.20,21,22,23,24,28,33,46,65,81,92 |
| +3VA | +3VA | 20,22,31,37,65,81,88,93 |

For NPCE795 Power






1213

For PU / PD





Touch Pad Button/ Hall Sensor

close to U4601



Keyboard



PEGATRON Title : KB/TP/FLASH


BG1-HW RD Center Engineer: Eric_Chung

| | | |
|--------|--------------|-----|
| Size | Project Name | Rev |
| Custom | EG70 | 1.0 |

Date: Monday, April 23, 2012 Sheet 31 of 99

Thermal Policy

NPCE795 has internal power-on reset circuit
Use 47k ohm to make sure that raising time of POR is less than 10us


















Table 2-6. LED Link Table

| LED[0] LED_ACT | LED[1] LED_LINK | LED[2] LED_LINK_1000 | Selected Speed | Link Status |
|----------------|-----------------|----------------------|------------------------------|-------------|
| High | High | High | Any Speed | Link Down |
| Blink | High | High | 10 Mbps; Half-Duplex | Link Up |
| Blink | Low | High | 10 Mbps; Full-Duplex | Link Up |
| Blink | Low | High | 100 Mbps; Half-Duplex | Link Up |
| Blink | Low | High | 100 Mbps; Full-Duplex | Link Up |
| Blink | Low | Low | Auto, 1000 Mbps, Full-Duplex | Link Up |







| | | | |
|-------------------------------------|--------------|-----------------------------|----------|
| PEGATRON | | Title : MDC CONN | |
| BG1-HW RD Center | | Engineer: Eric Chung | |
| Size | Project Name | | Rev |
| C | EG70 | | 1.1 |
| Date: Monday, April 23, 2012 | | Sheet | 35 of 99 |

headphone detect PIN
 Combo MIC detect PIN
 external MIC detect PIN

61 HP_JD#
 COMBO_MIC_EXT_JD#
 61 MIC_EXT_JD#

change part number /1229-11

Port F : internal MIC

external MIC reference voltage


Port C : external MIC

Port A : Headphone
 Port B : Combo MIC
 Port C : External MIC
 Port F : Internal MIC


Vendor suggestion /1220-11

R1.1 Add Audio Combo jack schematic 0801


External COMBO_MIC




AMP De-Pop Control circuit




Headphone



External MIC



From System's PCIE interface




rename /1202-11


+3VS




rename /1202-11




rename /1202-11



Part number:020J-0070000



SD/MMC/MMC plus/MS/xD



C4008 C4002 SD CARD CAP
C4003 MS CARD CAP
C4004 XD CARD CAP

| Pin Name | Description |
|----------|--------------|
| SP1 | SD_D7/XD_RDY |
| SP2 | SD_D6/XD_RE# |
| SP3 | SD_D5/XD_CE# |
| SP4 | SD_D4/XD_WE# |
| SP5 | MS_BS/XD_CLE |
| SP6 | MS_D5/XD_ALE |
| SP7 | MS_D1/XD_WP# |
| SP8 | MS_D4/XD_D0 |
| SP9 | MS_D0/XD_D1 |
| SP10 | MS_D2/XD_D2 |
| SP11 | MS_D6/XD_D3 |
| SP12 | MS_D3/XD_D4 |
| SP13 | MS_D7/XD_D5 |
| SP14 | MS_CLK/XD_D6 |
| SP15 | SD_WP/XD_D7 |


| | | |
|------|--------|--------|
| SP1 | SD_D7 | XD_RDY |
| SP2 | SD_D6 | XD_RE# |
| SP3 | SD_D5 | XD_CE# |
| SP4 | SD_D4 | XD_WE# |
| SP5 | MS_BS | XD_CLE |
| SP6 | MS_D5 | XD_ALE |
| SP7 | MS_D1 | XD_WP# |
| SP8 | MS_D4 | XD_D0 |
| SP9 | MS_D0 | XD_D1 |
| SP10 | MS_D2 | XD_D2 |
| SP11 | MS_D6 | XD_D3 |
| SP12 | MS_D3 | XD_D4 |
| SP13 | MS_D7 | XD_D5 |
| SP14 | MS_CLK | XD_D6 |
| SP15 | SD_WP | XD_D7 |


Remove Serial Flash

Reserve for BIOS boot function



When EECS switch to be D3-Delink sideband signal, Serial Flash function is disabled.



Share Pin







R 1.1 /0308 Change to Ind 2.x









R 1.1 /0301











replace CON for HDMI /1205-11











| | | | |
|-------------------------------------|-----------------------------|--------------------------------|----------|
| PEGATRON | | Title : Mini Card HSDPA | |
| BG1-HW RD Center | | Engineer: Eric_Chung | |
| Size Custom | Project Name EG70 | Rev 1.1 | |
| Date: Monday, April 23, 2012 | | Sheet | 54 of 99 |




1206-11 Reserve for EHCI controller may generate CRC errors issue.





Screw M x 2




Fix Hole J x 1





Fix Hole K x 1





Touch Pad WIN8



Touch Pad WIN7






LID Switch



Discharge Circuit

0929





PEGATRON Title : DISCHARGE CKT

| | | |
|------------------------------|--------------|----------------------|
| BG1-HW RD Center | | Engineer: Eric Chung |
| Size | Project Name | Rev |
| Custom | EG70 | 1.1 |
| Date: Monday, April 23, 2012 | Sheet | 57 of 99 |

HDD 1 (Reserve)


HDD 2 (Main)




ZERO POWER ODD SUPPORT

support Hokey turn off ODD power

ODD




MB USB




turn on +5VSUS in DC mode condition


no sleep & charge





USB 3.0 (USB 2.0 colay) ports x 1 (Right Down) Sleep & Charge





Sleep & Charge




USB 2.0




USB 3.0





USB 3.0 (USB 2.0 colay) ports x 1 (Right Up)



USB 2.0




USB 3.0




IO Board

USB Power Switch for USB DB Main




AUDIO BOARD / USB 2.0 port x2




USB 2.0 port x2 (Left Up)





BIOS debug port





DC IN



Battery Connector




PWR BRD/ AMBIENT/ HALL CONN.



R1.2-28











change Power LED CON6503 circuit

DEBUG CARD CONN.




Frank
0425_modify Debug port
(add EXT_SMI#_C and INT_SERIRQ_C)




CR R1.0 change part for EOL. Joyoung0803
PS. Pin define is reverse.



R 1.1 /0301 Seymour XT/M2



check, copy GPU reset circuit from Jeff sir /1207-11



change voltage from 1.0vvs_vga to 1.0vvs_vga / 1115
 if clock from PCH or CLK Gen then 27M_X1,27M_X2 must to GND(C7123,C7123 are 0 ohm)
 if clock from X7101 then C7123,C7123 are 22pF









NC for Seymour
 0301-change

NC for Seymour
 0301-change

0301-change

0301-change


ATI_CLKREQ#




12/22

The all balls are NC except N12 /M12 for seymour

Reserve, Unmount



The all balls are NC except N12 /M12 for seymour





0301-change




U7001C 02V050000003

| DDR2 GDDR3/GDDR5 DDR3 | | DDR2 GDDR5/GDDR3 DDR3 | |
|-----------------------------|---------|-----------------------------|-----|
| X C37 | DDA0_0 | MAA0_0 | G24 |
| X C35 | DDA0_1 | MAA0_1 | J23 |
| X A35 | DDA0_2 | MAA0_2 | H24 |
| X E34 | DDA0_3 | MAA0_3 | J24 |
| X G32 | DDA0_4 | MAA0_4 | H26 |
| X D33 | DDA0_5 | MAA0_5 | H21 |
| X F32 | DDA0_6 | MAA0_6 | G21 |
| X E32 | DDA0_7 | MAA0_7 | H19 |
| X D31 | DDA0_8 | MAA1_0 | H19 |
| X F30 | DDA0_9 | MAA1_1 | H20 |
| X C30 | DDA0_10 | MAA1_2 | L13 |
| X A30 | DDA0_10 | MAA1_2 | G16 |
| X F28 | DDA0_11 | MAA1_3 | J16 |
| X C28 | DDA0_12 | MAA1_4 | H16 |
| X A28 | DDA0_13 | MAA1_5 | J17 |
| X E28 | DDA0_14 | MAA1_6 | J17 |
| X D27 | DDA0_15 | MAA1_7 | H17 |
| X F26 | DDA0_16 | | |
| X C26 | DDA0_17 | WCKA0_0 | A32 |
| X A26 | DDA0_18 | WCKA0B_0 | C32 |
| X F24 | DDA0_19 | WCKA0_1 | D23 |
| X C24 | DDA0_20 | WCKA0B_1 | E22 |
| X A24 | DDA0_21 | WCKA1_0 | G13 |
| X E24 | DDA0_22 | WCKA1B_0 | H14 |
| X C22 | DDA0_23 | WCKA1_1 | E10 |
| X A22 | DDA0_24 | WCKA1B_1 | D9 |
| X F22 | DDA0_25 | | |
| X D21 | DDA0_27 | EDCA0_0 | C34 |
| X A20 | DDA0_28 | EDCA0_1 | D29 |
| X F20 | DDA0_29 | EDCA0_2 | E20 |
| X D19 | DDA0_29 | EDCA0_3 | E16 |
| X E18 | DDA0_30 | EDCA1_0 | E12 |
| X C18 | DDA0_31 | EDCA1_1 | J10 |
| X A18 | DDA1_0 | EDCA1_2 | D7 |
| X F18 | DDA1_1 | EDCA1_3 | |
| X D17 | DDA1_2 | | |
| X A16 | DDA1_3 | DDBIA0_0 | A34 |
| X F16 | DDA1_4 | DDBIA0_1 | E30 |
| X D15 | DDA1_5 | DDBIA0_2 | E26 |
| X E14 | DDA1_6 | DDBIA0_3 | C20 |
| X F14 | DDA1_7 | DDBIA1_0 | C18 |
| X D13 | DDA1_8 | DDBIA1_1 | G12 |
| X F12 | DDA1_9 | DDBIA1_2 | H11 |
| X A12 | DDA1_10 | DDBIA1_3 | F8 |
| X D11 | DDA1_11 | | |
| X F10 | DDA1_12 | ADBIA0 | J21 |
| X A10 | DDA1_13 | ADBIA1 | G19 |
| X C10 | DDA1_14 | | |
| X G13 | DDA1_15 | CLKA0 | H27 |
| X H13 | DDA1_16 | CLKA0B | G27 |
| X J13 | DDA1_17 | | |
| X H11 | DDA1_18 | CLKA1 | J14 |
| X G10 | DDA1_19 | CLKA1B | H14 |
| X K9 | DDA1_20 | | |
| X G8 | DDA1_21 | RASA0B | K23 |
| X K9 | DDA1_22 | RASA1B | K19 |
| X K10 | DDA1_23 | | |
| X G9 | DDA1_24 | CASA0B | K20 |
| X A8 | DDA1_25 | CASA1B | K17 |
| X E8 | DDA1_26 | | |
| X A6 | DDA1_27 | CSA0B_0 | K24 |
| X C6 | DDA1_28 | CSA0B_1 | K27 |
| X E6 | DDA1_29 | | |
| X A5 | DDA1_30 | CSA1B_0 | M13 |
| X A5 | DDA1_31 | CSA1B_1 | K16 |
| | | | |
| | | MVREFDA | K21 |
| | | MVREFSA | J20 |
| | | | |
| | | WEA0B | K26 |
| | | WEA1B | L15 |
| | | | |
| | | MAA0_8 | H23 |
| | | MAA1_8 | J19 |


MEMORY INTERFACE A



0301-change




follow up checklist suggestion 0301-change




GPIO21 MUST BE LOW DURING PERSTB WHEN BEING USED TO CONTROL MVDDQ

PIN STRAPS



VRAM size define by VBIOS



Seymour Straps


| STRAPS | PIN | DESCRIPTION | ASIC DEFAULT |
|------------------|-------------------------------------|--|------------------------------|
| TX_PWRS_ENB | GPIO0 | Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing <i>This setting can only be used if the PCIe bus design meets the "Low Loss interconnect" requirements.</i> | 0 (internal pull-down) |
| TX_DEEMPH_EN | GPIO1 | Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled <i>MXM and add-in boards</i> | 0 (internal pull-down) |
| BIF_GEN2_EN_A | GPIO2 | 1 = Advertises the PCIe-E device as 5.0 GT/s capable at power-on 0 = Advertises the PCIe-E device as 2.5 GT/s capable at power-on | 0 |
| VGA_DIS | GPIO9 | 0 - VGA Controller capacity enabled 1 - The device will not be recognized as the system's VGA controller | 0 (internal pull-down) |
| ROMIDCFG(2:0) | GPIO(13:11) | If BIOS_ROM_EN=1, then Config(2:0) defines the ROM type. If BIOS_ROM_EN=0, then Config(2:0) defines the primary memoru aperture size. 128MB---000 ---32MB---Not Support 2GB---Not Support 256MB---001 ---512MB---Not Support 4GB---Not Support 64MB---010 ---1GB---Not Support | 0000 (internal pull-down) |
| BIOS_ROM_EN | GPIO22_ROMCSB | Enable external BIOS ROM device 0-Disable external BIOS ROM device 1-Enable external BIOS ROM device | 0 (internal pull-down) |
| AUD[1] AUD[0] | HSYNC VSYNC | AUD[1:0]: 00: No audio function; 01: Audio for DisplayPort and HDMI if adapter is detected; 10: Audio for DisplayPort only; 11: Audio for both DisplayPort and HDMI. | 0 (internal pull-down) |
| Reserved | GENLK_CLK GPIO_21_BB_EN GPIO8 | ATI internal use only . THIS PAD HAS AN INTERNAL PULL-DOWN AND MUST BE 0 V AT RESET. | 0 (internal pull-down) |


Seymour XT:

| Memory ID Board Straps | | | | | |
|------------------------|------------------|----|---------------------|-------------------------------|--------------|
| Vendor | DVPDATA(3,2,1,0) | ID | DDR3 Memory Type | VRAM Vendor Part | |
| Hynix | 0000 | 0 | 64M*16*4 pcs(512MB) | H5TQ1G63BFR-12 (1600Mbps) | |
| | 0001 | 1 | 64M*16*4 pcs(512MB) | H5TQ1G63DFR-12C (1600Mbps) | |
| | 0010 | 2 | 128M*16*4 pcs (1GB) | H5TQ2G63DFR-11C (1800Mbps) | 0315-00UD0PB |
| | 0011 | 3 | 128M*16*4 pcs (1GB) | H5TQ2G63BFR-11C 1F (1800Mbps) | 0315-00ND0PB |
| | 0100 | 4 | | | |
| | 0101 | 5 | | | |
| | 0110 | 6 | | | |
| Samsung | 1000 | 8 | 64M*16*4 pcs(512MB) | K4W1G1646E-HC12 (1600Mbps) | |
| | 1001 | 9 | 64M*16*4 pcs(512MB) | K4W1G1646G-BC12 (1600Mbps) | |
| | 1010 | 10 | 128M*16*4 pcs(1GB) | K4W2G1646C-HC12 (1600Mbps) | |
| | 1011 | 11 | 128M*16*4 pcs(1GB) | K4W2G1646C-BC11 | |
| | 1100 | 12 | | | |
| | 1101 | 13 | | | |
| | 1110 | 14 | | | |
| | 1111 | 15 | | | |







0301-change



PX with BACO mode all displays are always driven by APU
 DPA&DPB share power ;DPC&DPD share power ;DPE&DPF share power





| | | | |
|------------------------------|--------------|----------------------|----------|
| PEGATRON | | Title : GPU-MEM CHA | |
| BG1-HW RD Center | | Engineer: Eric_Chang | |
| Size | Project Name | | Rev |
| C | EG70 | | 1.1 |
| Date: Monday, April 23, 2012 | | Sheet | 77 of 99 |






Total:15W (w/o VRAM)

Power Up Sequence :
 +VGA_VCORE -> +1.05VS_VGA -> +1.5VS_VGA -> +1.8VS_VGA -> +3VS_VGA_DELAY

Power Down Sequence :
 +3VS_VGA_DELAY -> +1.8VS_VGA -> +1.5VS_VGA -> +1.05VS_VGA -> +VGA_VCORE

DSC +VCORE POWER SUPPLY




| ISL6265 Pin1 | OFS | VFIXEN |
|--------------|-----|--------|
| 1.2V | V | X |
| 3.3V | X | V |
| 5V Pre_metal | X | X |

VFIXEN VID Codes

| SVC | SVD | Output | Pre_metal |
|-----|-----|--------|-----------|
| 0 | 0 | 1.4 | 1.1 |
| 0 | 1 | 1.2 | 1.0 |
| 1 | 0 | 1.0 | 0.9 |
| 1 | 1 | 0.8 | 0.8 |

| SVC | SVD | Output |
|-------|-------|--------|
| R8076 | R8077 | 1.4 |
| R8076 | R8074 | 1.2 |
| R8075 | R8077 | 1.0 |
| R8075 | R8074 | 0.8 |

+5VO & +3VO POWER SUPPLY




+5V
TDC : 6.4296A
Frequency : 300KHz
PWR Cap. : 220uF
Total Cap. : 220uF
ESR : 15mOHM

+3V
TDC : 4.677A
Frequency : 350KHz
PWR Cap. : 220uF
Total Cap. : 220uF
ESR : 15mOHM


(Typ: 5.00V; Max: 5.111V; Min: 4.891V)
Frequency: 300KHz

+3V: 3.3V (Max: 3.39; Min: 3.271)
Frequency: 350KHz

2/22 EE Issue for IOAC



4/9 EE issue




| | | | |
|------------------------------|--------------|----------------------|-------|
| -Variant Name- | | | |
| PEGATRON | | Title : POWER_SYSTEM | |
| Engineer: Ray/Isaac | | | |
| Size | Project Name | PL_ABG | Rev |
| Custom | | | 1.0 |
| Date: Monday, April 23, 2012 | Sheet | 81 | of 94 |

+1.0V0 & +1.1V0 POWER SUPPLY

TRIP V (mV) = TRIP R (k) * TRIP I (mA)
 TRIPI current, which is 10uA
 VOCP = TRIP V / (8 / Rdson) + (I ripple / 2)

Used for testing purpose in production line.
 Pull down to GND with a resistor of 470 kΩ or less




| | |
|---|--|
| (3.9256A) | |
| +1.1V0 | |
| (0.86A) | |
| +1.1VSUS | |
| VOUT: Typ.=1.119V; Max.=1.133V; Min.=1.106V | |
| +1.1V0 | |
| +1.1VSUS | |
| +1.1V0 | |
| +1.1VSUS | |
| +1.1V0 | |
| +1.1VSUS | |

| | |
|---------------|-----------|
| +1.1V0 | |
| TDC | : 3.9256A |
| Frequency | : 290KHz |
| PWR Cap. | : 560uF |
| Total Cap. | : 560uF |
| ESR | : 16mOHM |

TRIP V (mV) = TRIP R (k) * TRIP I (mA)
 TRIPI current, which is 10uA
 VOCP = TRIP V / (8 / Rdson) + (I ripple / 2)


Used for testing purpose in production line.
 Pull down to GND with a resistor of 470 kΩ or less



| | |
|---|--|
| (5.95A) | |
| +1.05V0 | |
| (3.99A) | |
| +1.05VS | |
| VOUT: Typ.=1.056V; Max.=1.068V; Min.=1.044V | |
| +1.05V0 | |
| +1.05VS | |
| +1.05V0 | |
| +1.05VS | |
| +1.05V0 | |
| +1.05VS | |


| | |
|----------------|----------|
| +1.05V0 | |
| TDC | : 5.95A |
| Frequency | : 290KHz |
| PWR Cap. | : 560uF |
| Total Cap. | : 560uF |
| ESR | : 16mOHM |

DDR & VTT POWER SUPPLY



| EN/DEM | Function |
|--------|-----------------|
| VDD | Diode-emulation |
| GND | CCM |


+1.5V0
 TDC :10.01A
 Frequency :300KHz
 PWR Cap. :560uF
 Total Cap. :16mOHM
 ESR :16mOHM



Input Current=1.566A

(3.02A)
+1.8VO
+1.8VS
(1.38A)

+1.8VO
TDC :3.48A
Frequency :1MHz
PWR Cap. :44uF
Total Cap. :44uF



82,83,85,91,93 SUSB#_PWR

92 +1.8VS_PWRGD

110301

A

B

C

D

E

1


2

3

4

5

| | | | |
|-------------------------------------|--------------|----------------------------|----------|
| PEGATRON | | Title : POWER_N/A | |
| OrigName: | | Engineer: Ray/Isaac | |
| Size | Project Name | Rev | |
| C | | 1.0 | |
| Date: Monday, April 23, 2012 | | Sheet | 85 of 94 |




<Variant Name>

PEGATRON Title : **POWER_NA**

Engineer: **Ray/Isaac**

| | | |
|--------|--------------|-----|
| Size | Project Name | Rev |
| Custom | | 1.0 |




| VID1 | VID0 | Vo Formula |
|------|------|--|
| L | L | $((R8705+R8706+R8709+R8711)/(R8703+R8705+R8706+R8709+R8711))*VREF$ |
| L | H | $((R8706+R8709+R8711)/(R8703+R8705+R8706+R8709+R8711))*VREF$ |
| H | L | $((R8709+R8711)/(R8703+R8705+R8706+R8709+R8711))*VREF$ |
| H | H | $((R8711)/(R8703+R8705+R8706+R8709+R8711))*VREF$ |

| TPSS1518 Pin16 (Mode) | | |
|-----------------------|-----------------|-----------|
| | Mode definition | Frequency |
| +5V0 | DCAP2 | 350KHz |
| GND | DCAP | 350KHz |

$IOCP=(R8710*10uA)/RDSON$

| PWR_CNTL_1 | PWR_CNTL_0 | +VDDC_VGA |
|------------|------------|-----------|
| L | L | 1.15V |
| L | H | 1.1V |
| H | L | 1.05V |
| H | H | 0.9V |

BATTERY CHARGER



<Variant Names>

PEGATRON Title : **POWER_CHARGER**
 Engineer: **Ray/Isaac**

| Size | Project Name | Rev |
|------------------------------|----------------|-----|
| Custom | | 1.0 |
| Date: Monday, April 23, 2012 | Sheet 88 of 94 | |

5

4

3

2

1

D

D

C

C

B

B

A

A

| | | | |
|------------------------------|--------------|----------------------------|----------|
| PEGATRON | | Title : POWER | |
| <OrgName> | | Engineer: Ray/Isaac | |
| Size | Project Name | Rev | |
| B | | 1.0 | |
| Date: Monday, April 23, 2012 | | Sheet | 89 of 94 |


BATTERY IN DETECT





<Variant Name>

| | | |
|---|------------------------|----------------|
| PEGATRON Title : POWER_DETECT | | |
| Engineer: <i>Ray/Isaac</i> | | |
| Size | Project Name | Rev |
| Custom | PL_ABG | 1.0 |
| Date: | Monday, April 23, 2012 | Sheet 90 of 94 |


SUSB#_PWR POWER



Change R9108 from 10ohm to 33.2Kohm




SUSC#_PWR POWER




Change R9101, R9104 from 10ohm to 10Kohm

VGA_VRON_PWR_PWR POWER




12/13

POWER GOOD DETECTOR






FOR POWER TEST



<Variant Name>


| | | |
|-------------------------------------|--------------|------------|
| PEGATRON Title :POWER_SIGNAL | | |
| Engineer: <i>Ray/Isaac</i> | | |
| Size B | Project Name | Rev 1.0 |
| Date: Monday, April 23, 2012 | Sheet | 93 of 94 |



| Item | Date | Description |
|------|---------|---|
| 1 | 0202-12 | mount R2036 and un-mount R2032 for judging the DSC sku |
| 2 | 0202-12 | mount D7001 and un-mount D7002 for the reset setting of GPU |
| 3 | 0208-12 | adding R2145 for reserving the pull-up (PCIE_WAKE# PIN) |

| | | |
|---------|------------------------|----------------|
| Title | | |
| <Title> | | |
| Size | Document Number | Rev |
| B | EG70 | <RevCode> |
| Date: | Monday, April 23, 2012 | Sheet 95 of 99 |

Screw G x 1




Fix Hole H x 1



Fix Hole I x 1


delete the unnecessary screw hole /0118-13

Screw F x 1



change screw hole /0118-12

POWER Button LED




change resistor value from 300 to 1.5k ohm /0407-12





PWRLED_ON# PWR

R1.1 reverse PWR_CON01 and change pin 1-4 pin define 1024






LID Switch







D_GND_IO Moat
A_GND_IO




Screw L x 2



Fix Hole F x 1





Fix Hole E x 1




change the option from 8 to N/A for EMI suggestion /0224-12

Headphone & MIC combo Jack



MIC JACK



R1.1 Add 2nd MIC schematic 0804