

MODEL	REV	CHANGE LIST	Model	MK1 M/B BOARD	
			Page	FM	TO
NT11 M/B BOARD	1A	FIRST RELEASE	1	1A	
	2A	<p>PAGE 2 --- CHANGE R577 PULL-UP VOLTAGE TO COREVCC TO AVOID SYSTEM SHUTDOWN WHEN FIRST POWER-ON CHANGE R546 PULL-UP VOLTAGE CPUVIDVCC AS INTEL CRB RECOMMANDATION RESERVE 3V AS CONTROL OF CPUVIDVCC FOR THE ALTERNATIVE METHOD TO TURN-ON CPUVIDVCC CHANGE L46/L47 TO 10uH INDUCTOR AS CRB RECOMMANDATION</p> <p>PAGE 3 --- CHANGE FSBSELO TO PULL-UP FOR CORRECTIVE FSB DETECTION FROM CPU</p> <p>PAGE 6 --- CHANGE ICH5 PINB3/PINC2 TO GND AS INTEL RECOMMANDATION</p> <p>PAGE 7 --- CHANGE SODIMM DQMx SIGNAL AS CURRENT PCB REWORK. IT ALSO CAUSE SOME VTT PULL-UP DELETED. CHANGE CHANNEL B SODIMM ADDRESS TO 02 AS INTEL CRB RECOMMANDATION.</p> <p>PAGE 9 --- CORRECT RTC 32.768 XTAL FOOTPRINT RESERVE 1632PG AS SUSPEND POWER WELL CONTROL PIN TO FIX FIRST POWER-ON TOO LONG ISSUE</p> <p>PAGE 10 --- FIXED R205 TO GND FOR 8XAGP SETTING ON NV18M/NV31M</p> <p>PAGE 15 --- CHANGE STRAPING SETTING PER NVIDIA RECOMMANDATION. CHANGE LID SWITCH TO CABLE TYPE INCREASE R343 TO 47K FOR PROPER LCD BACKLIGHT CONTROL</p> <p>PAGE 16 --- CHANGE CB710 IDSEL TO AD17</p> <p>PAGE 18 --- CHANGE 4-IN-1 FFC CONNECTOR TYPE FOR EASY INSATLLATION FFC CABLE</p> <p>PAGE 19 --- CHANGE 1394 IDSEL TO AD18</p> <p>PAGE 20 --- CHANGE LAN IDSEL TO AD16 FIXED LANVDD25 CONNECTION ERROR IN DB1 PCB</p> <p>PAGE 21 --- CHANGE MINIPCI IDSEL TO AD19</p> <p>PAGE 22 --- CHANGE MC7 TO 0.047U FOR NO DIAL-TONE ISSUE</p> <p>PAGE 23 --- REMOVE R620/R626/R3223 TO IMPROVE MIC QUALITY CHANGE CN8 PIN ASSIGNMENT FOR TRACE ROUTING</p> <p>PAGE 24 --- CHANGE R263 PULL-UP TO 3V</p> <p>PAGE 25 --- REVERSE HDD0-HDD7 PIN ASSIGNMENT FOR DESIGN MISTAKE CHANGE FAN1ON/FAN2ON TO FIX FAN NOISE ISSUE REMOVE ALL FAN3 RELATIVE COMPONENT</p> <p>PAGE 26 --- CHANGE ALL BUTTON SWITCH TYPE FOR M/E LIMINATION ADD 2 EXTRA POWER-ON LEDS AND BUFFERS CHANGE Q23 TO 2N7002 FOR DRIVING ISSUE CHANGE CN1 CONNECTOR TYPE FOR M/E LIMINATION</p> <p>PAGE 27 --- CHANGE K/B FFC CONNECTOR TYPE FOR EASY INSTALLATION CHANGE U48 FOOTPRINT TO FIX LAYOUT MISTAKE RESERVE PR8 FOR MX0-MX7 PULL-UP</p> <p>PAGE 28 --- ADD PD33/PD34 FOR CABLE DOCK DESIGN FINE-TUNE PR148/PR60 FOR BATTERY CHARGER</p> <p>PAGE 29 --- ADD Q51 FOR LAN POWER CONTROL</p> <p>PAGE 32 --- CHANGE PR123/PR128 FOR CORRECT COREVCC SENSE</p>	2	1A	2A
			3	1A	3A
			4	1A	3A
			5	1A	
			6	1A	2A
			7	1A	2A
			8	1A	
			9	1A	2A
			10	1A	3A
			11	1A	
			12	1A	
			13	1A	
			14	1A	
			15	1A	3A
			16	1A	2A
			17	1A	
			18	1A	2A
			19	1A	2A
			20	1A	2A
			21	1A	2A
			22	1A	2A
			23	1A	2A
			24	1A	2A
			25	1A	2A
			26	1A	2A
			27	1A	3A
			28	1A	3A
			29	1A	2A
			30	1A	
			31	1A	
			32	1A	2A
			33	1A	
	3A	<p>PAGE 3 --- ADD 200ohm resistor on thermal IC power pin (Maxim reccommand)</p> <p>PAGE 4 --- Change some SPD VGA pin to GND as INTEL design guide.</p> <p>PAGE 10 --- Change VGA thermal IC to MAX6649 (nVidai reccommand).</p> <p>PAGE 15 --- Reserve VGA2.5V discharge circuit.</p> <p>PAGE 27 --- Reserve -LID pin also routing to EC. (SW request)</p> <p>PAGE 28 --- Change PR16/PR100 value for charger function.</p>			



PROJECT : NT1

PCBA NO.31MNT1MB0010

REV :2B

DOC. NO:

APPROVED BY :Tim Ys

CHECK BY:Carey Chen

DRAWING BY:Gill Peng

DATE :04/21/2003

SHEET 2

MODEL	REV	CHANGE LIST	Model	MK1 M/B BOARD	
			Page	FM	TO
NT11 M/B BOARD	4A	<p>PAGE 11 --- ADD 2ND CHIP SELECT TO SUPPOT TWO CS TYPE 8Mx32 DDR VRAM. ADD NV31M PIN P27 AND D14 TO VRAM FOR2ND CS.</p> <p>PAGE 12 --- THE STRAPPED PINS NEED TO CHANGE FOR TWO CS TYPE VRAM; TO BE CONFIRMED BY NVIDIA. (TO BE CONFIRMED)</p> <p>PAGE 13 --- ADD 2ND CHIP SELECT TO SUPPOT TWO CS TYPE 8Mx32 DDR VRAM. ADD VRAM PIN L3 AS 2N CS.</p> <p>PAGE 26 --- INCREASE USB PORT POWER FROM 0.5A TO 1A TO SUPPORT USB HDD DEVICE. SHORT U33/U34 PIN 5 AND 8 TO INCREASE POWER.</p> <p>PAGE 28 --- CHNANGE BAT-IN INDUCTOR TO AVOID ME INTERFERENCE IN S11 UNIT. USE 2 FEMJ3216HS480 TO REPLACE FEMH453281-T.</p> <p>PAGE 29 --- ADD VGA2.5 DISCHARGE CIRCUIT TO MEET NVIDAI POWER SEQUENCE. ADD PQ74, PQ74, R172 AD R172 TO CONTROL DISCHARGE TIME.</p> <p>PAGE 30 --- FINE TUNE VGACORE CIRCUIT.</p> <ol style="list-style-type: none"> 1. CHNAGE PUL FROMLM358 TO LMV321. (POWERED BY 5V) 2. CHANGE PR1 FROM 10K TO 4.7K AND ADD PR173 4.7OHM RESISTOR TO IMPROVE RESPONSE TIME. 3. CHANGE PC80 BULK CAPACITOR FROM 100U TO 330U FOR BIG CURRENT. 4. ADD PC175 100PF TO FLTER HIGH FREQ NOISE. 	1	1A	
			2	1A	2A
			3	1A	3A
			4	1A	3A
			5	1A	
			6	1A	2A
			7	1A	2A
			8	1A	
			9	1A	2A
			10	1A	3A
			11	1A	4A
			12	1A	4A
			13	1A	4A
			14	1A	
			15	1A	3A
			16	1A	2A
			17	1A	
			18	1A	2A
			19	1A	2A
			20	1A	2A
			21	1A	2A
			22	1A	2A
			23	1A	2A
			24	1A	2A
			25	1A	2A
			26	1A	4A
			27	1A	3A
			28	1A	4A
			29	1A	4A
			30	1A	4A
			31	1A	
			32	1A	2A
			33	1A	



PROJECT : NT1

PCBA NO.31MNT1MB0010

REV : 2B

DOC. NO:

APPROVED BY :Tim Yys


CHECK BY:Carey Chen


DRAWING BY:Gill Peng

DATE :04/21/2003

SHEET 1



NT1 - Block Diagram
















PLACEMENT NOTICE :



1. CPU0PLLVC, CPUVCCA AND CPUVSSA RELATIVE R/C MUST NEAR CPU PIN
2. CPUGTLREF RELATIVE R/C MUST NEAR CPU PIN
3. IDEALLY, PLACE 1 CAP PER POWER PIN AND BASED ON REAL CASE TO REDUCE.
4. CPUCOMPO AND CPUCOMPL1 PULLDN MUST NEAR CPU PIN
5. ALL TESTHX PULLUP MUST NEAR CPU PIN
6. AT LEAST 4 BULK CAPACITORS ON BOTH SIDE OF CPU POWER PLANE
7. AT LEAST 32PCS 22U CAP AND 42 .47U CAP AROUND CPU






PROJECT : NT1
Quanta Computer Inc.

Size Custom	Document Number	NWD/PRESCOTT(CPU-A)	Rev 1A
Date: Monday, April 21, 2003	Sheet	2 of 33	






$GMCHVREF = 0.63 * (GMCHVTT + COREVCC) / 2$
 $GMCHSWING = 1/4 * GMCHVTT$



$AGPSWING = 0.8V +/- 2\%$
 $AGPSVREF = 0.35V \text{ FOR } 8X \text{ AGP}$
 $AGPSVREF = 0.75V \text{ FOR } 4X \text{ AGP}$
 $GMCHLSWING = 0.8V +/- 2\%$
 $GMCHLVREF = 0.35V +/- 2\%$

Fixed as 8XAGP






SIGNAL	GUIDELINE
RED, GREEN, BLUE	TIE DIRECTLY TO GND
RED#, GREEN#, BLUE#	TIE DIRECTLY TO GND
VCCA_DAC	TIE DIRECTLY TO GND
VSSA_DAC	TIE DIRECTLY TO GND
VCCA_DPLL	TIE DIRECTLY TO GND
REFSET	TIE DIRECTLY TO GND
DREFCLK	TIE DIRECTLY TO GND
HSYNC	NO CONNECT
VSYNC	NO CONNECT
DDCA_DATA	TIE DIRECTLY TO GND
DDCA_CLK	TIE DIRECTLY TO GND

PLACEMENT NOTICE :


- GMCHSWING, GMCHVREF, GMCHLSWING, GMCHLVREF RELATIVE R/C MUST NEAR GMCH PIN
- GMCHRCOMP AND AGPRCOMP RELATIVE R/C MUST NEAR GMCH PIN
- GMCHREFSET R/C MUST NEAR GMCH PIN
- GMCHHLRCOMP R/C MUST NEAR GMCH PIN
- GMCHBSEL0 AND GMCHBSEL1 MUST NEAR GMCH PIN
- AGPRST R/C MUST NEAR GMCH PIN

PROJECT : NT1
Quanta Computer Inc.
 Size Custom Document Number **GMCH(Processor System Bus)** Rev 2A
 Date: Monday, April 21, 2003 Sheet 4 of 33




PLACEMENT NOTICE :


- MEMXRCOMP AND MEMYRCOMP
RELATIVE R/C MUST NEAT GMCH PIN
- MEMXRCOMPVOH AND MEMYRCOMPVOH
RELATIVE R/C MUST NEAT GMCH PIN
- MEMXRCOMPVOL AND MEMYRCOMPVOL
RELATIVE R/C MUST NEAT GMCH PIN
- MEMVREFA AND MEMVREFB
RELATIVE R/C MUST NEAT GMCH PIN




VALUES STILL NEED VERIFICATION



PLACE RESISTORS WITHIN 1 INCH OF DIMMS



VALUES STILL NEED VERIFICATION




PLACE RESISTORS WITHIN 1 INCH OF DIMMS

PROJECT : NT1
Quanta Computer Inc.

Size Custom Document Number **GMCH DDR CHANNEL A** Rev 1A

Date: Monday, April 21, 2003 Sheet 5 of 33




PLACEMENT NOTICE :

- 1. IDEALLY, PLACE 1 CAP PER POWER PIN AND BASED ON REAL CASE TO REDUCE.
- 2. GMCHFSB1.5V RELATIVE R/C MUST NEAR GMCH PIN
- 3. GMCHDACPLL1.5V RELATIVE R/C MUST NEAR GMCH PIN
- 4. GMCHDAC1.5V RELATIVE R/C MUST NEAR GMCH PIN
- 5. GMCHDDR1.5V RELATIVE R/C MUST NEAR GMCH PIN

PROJECT : NT1
Quanta Computer Inc.

Size Custom	Document Number	GMCH(DDR & B)	Rev 1A
Date: Monday, April 21, 2003		Sheet 6 of 33	





















PLACEMENT NOTICE :

1. IDEALLY, PLACE 1 CAP PER POWER PIN AND BASED ON REAL CASE TO REDUCE.
2. MEMVREF RELATIVE R/C IN MIDDLE OF TWO DIMM AND ONE CAP FOR EACH DIMM
3. AT LEAST ONE CAP ON 1.275V FOR ONE TERMINATOR RESISTOR ARRAY
4. TERMINATOR SIGNAL SHOULD BASED ON DIMM TO ARRANGE APPROPRIATE

PROJECT : NT1
Quanta Computer Inc.

Size: Custom Document Number: System DRAM Expansion(200P-DDR_SODIMM) Rev: 1A

Date: Monday, April 21, 2003 Sheet: 7 of 33



- PLACEMENT NOTICE :**
1. ICHHLVREF AND ICHHLSWING RELATIVE R/C MUST NEAR ICH PIN
 2. USB48M AND ICHPCLKR/C MUST NEAR ICH PIN
 3. ICHCLK66C R/C MUST NEAR ICH PIN
 4. SATABIAS, ICHRCOMP AND USBBIAS R MUST NEAR ICH PIN
 5. SATA RESERVED R NEAR ICH AS CLOSE AS POSSIBLE




PROJECT : N1
Quanta Computer Inc.


Size Custom	Document Number	ICH5-M(CPU,PCI,IDE)	Rev 1A
Date: Monday, April 21, 2003	Sheet	8	of 33

PCI MODULE PROT FOR INTERSHEET


CONFIRM IDSEL, INT, REQ/GNT

17,18,20,21,22 -STOP	-STOP	AD0..31	AD0..31	17,18,20,21,22
17,18,20,21,22 -PAR	-PAR	-CBE0..3	-CBE0..3	17,18,20,21,22
17,18,20,21,22 -PERR	-PERR	-FRAME	-FRAME	17,18,20,21,22
17,18,20,21,22 -PLOCK	-PLOCK	-IRDY	-IRDY	17,18,20,21,22
17,18,20,21,22 -SERR	-SERR	-TRDY	-TRDY	17,18,20,21,22
17,18,20,21,22 -DEVSEL	-DEVSEL	3V	3,4,7,10,11,12,13,16,17,18,19,20,21,22,24,25,28,30,31,33	
17,18,25 SERIRQ	SERIRQ	-PCIRST	-PCIRST	5,10,11,17,20,21,22,25
		-PME	-PME	10,17,20,21,22








Spread Spectrum Control



Thermal Sensor (MNV31M Only)



GPIO	Default State	USAGE
0	PD	SS Control?
1	PD	Hot plug/unplug?
2	PD	PANEL Backlight ON
3	PD	PANEL Power ON
4	PD	?
5	PU	SS Control?
6	PU	HW Suspend?
7	PU	Dynamic NVDD voltage
8	PU	Thermal monitor
9	PU	?

CHIP	GPIO7=1	GPIO7=0
NV18M	1.20V+50mV	1.0V+50mV
NV31M	1.0V+50mV	0.95V+50mV

PROJECT : NT1
Quanta Computer Inc.

15X4 For NV31M(over 300MHz)

15X4 For NV31M(over 300MHz)

Pin list for FBAD0-FBAD35, FBADQ0-FBADQ6, FBADQ7-FBADQ9, FBADQ0-FBADQ6, FBADQ7-FBADQ9, FBADQ0-FBADQ6, FBADQ7-FBADQ9, FBADQ0-FBADQ6, FBADQ7-FBADQ9.

Pin list for FBAD0-FBAD35, FBADQ0-FBADQ6, FBADQ7-FBADQ9, FBADQ0-FBADQ6, FBADQ7-FBADQ9, FBADQ0-FBADQ6, FBADQ7-FBADQ9, FBADQ0-FBADQ6, FBADQ7-FBADQ9.

Pin list for FBAD0-FBAD35, FBADQ0-FBADQ6, FBADQ7-FBADQ9, FBADQ0-FBADQ6, FBADQ7-FBADQ9, FBADQ0-FBADQ6, FBADQ7-FBADQ9, FBADQ0-FBADQ6, FBADQ7-FBADQ9.




Pin list for FBAD0-FBAD35, FBADQ0-FBADQ6, FBADQ7-FBADQ9, FBADQ0-FBADQ6, FBADQ7-FBADQ9, FBADQ0-FBADQ6, FBADQ7-FBADQ9, FBADQ0-FBADQ6, FBADQ7-FBADQ9.

Pin list for FBAD0-FBAD35, FBADQ0-FBADQ6, FBADQ7-FBADQ9, FBADQ0-FBADQ6, FBADQ7-FBADQ9, FBADQ0-FBADQ6, FBADQ7-FBADQ9, FBADQ0-FBADQ6, FBADQ7-FBADQ9.


Pin list for FBAD0-FBAD35, FBADQ0-FBADQ6, FBADQ7-FBADQ9, FBADQ0-FBADQ6, FBADQ7-FBADQ9, FBADQ0-FBADQ6, FBADQ7-FBADQ9, FBADQ0-FBADQ6, FBADQ7-FBADQ9.

MEMORY INTERFANE A


MEMORY INTERFANE B





Place close to memory






SWAP FOR 8X32M TYPE / NV18M Only



Place close to memory



---Place close to GPU---



Strapping

STRAP0		PCI_AD_SWAP
0	REVERSED	
1	NORMAL	(Default)

STRAP1		SUB_VENDOR
0	SYSTEM BIOS	(Default)
1	ADAPTER	

VIPD6,2		CRYSTAL
00	13.5MHz	
01	14.318MHz	
10	27MHz	(Default)
11	Unknown	

DACB_HSYNC_VSYNC		TVMODE
00	(Default)	SECAM
01		NTSC
10		PAL
11		VGA

DVOD9		AGP 8x/4x
0	8X	(Default)
1	4X	

VIPD7		AGP SideBand
0	enabled	(Default)
1	disabled	

DVOD8		AGP FastWrite
0	enabled	(Default)
1	disabled	

DVOHSYNC VIPD3,5,4		PCI_DEVID
(Default)	0110 0x6	NV18M
	0001 0x7	NV18M-Pro
	0000 0xA	NV31M
	0001 0xB	NV31M-Pro
	0001 0xC	NV31GLM
	0001 0xE	NV31GLM-Pro

VIPHCTL		BUS_TYPE
0	PCI	(Default)
1	AGP	

ROMA15,14		ROM_TYPE
00	(Default)	Parallel
01		Serial AT25F
10		Serial SST45VF
11		Serial future use

LCD ID		See Page15
--------	--	------------


STRAP2,DVOD2		RAM_CFG
STRAP3, DVOD3,		
VGAVSYNC,		
VGHASync		

BOM_1B






PROJECT : NT1
Quanta Computer Inc.

Size	Document Number	Rev
Custom	NV18M/NV31M PWR & STRAPPING	1A
Date:	Monday, April 21, 2003	Sheet 12 of 33

VGA DDR MEMORY A




VGA DDR MEMORY B




PROJECT : NT1
Quanta Computer Inc.

Size Custom	Document Number	NV18M/NV31M MEMORY A/B	Rev 1A
Date: Monday, April 21, 2003	Sheet 13 of 33		




CRT PORT



Place close together

CRTVSYNC	C25	1	2	22P
CRTHSYNC	C23	1	2	22P
CRTDDCCCLK	C26	1	2	22P
CRTDDCCDATA	C21	1	2	22P
CRTRED	C20	1	2	10P
CRTGREEN	C22	1	2	10P
CRTBLUE	C24	1	2	10P
VGARED	C29	1	2	10P
VGAGREEN	C47	1	2	10P
VGABLUE	C48	1	2	10P
VGARED	R5	1	2	75/F
VGAGREEN	R8	1	2	75/F
VGABLUE	R9	1	2	75/F

DDCCDATA	R21	1	2	2.2K
DDCCCLK	R26	1	2	2.2K
CRTDDCCCLK	R4	1	2	2.2K
CRTDDCCDATA	R7	1	2	2.2K



TVCHROMA	C37	1	2	270P
TVLUMA	C30	1	2	270P
TVCOMP	C38	1	2	270P
CROMA	C27	1	2	330P
LUMA	C1	1	2	330P
COMP	C28	1	2	330P
TVCHROMA	R10	1	2	75/F
TVLUMA	R1	1	2	75/F
TVCOMP	R11	1	2	75/F

NV18M/NV31M GND

F1	U40F	M12
J1	GND00	N12
GND01	GND_TRML_01	P12
M1	GND02	R12
T1	GND03	T12
W1	GND04	U12
AB1	GND05	V12
AE1	GND06	W12
C3	GND07	M13
G3	GND08	N13
K3	GND09	P13
N3	GND10	R13
AH3	GND11	T13
D4	GND12	U13
AG4	GND13	V13
E5	GND14	W13
K5	GND15	M14
AA5	GND16	N14
AF5	GND17	P14
A6	GND18	R14
F6	GND19	T14
AE6	GND20	U14
AK6	GND21	V14
C7	GND22	W14
J7	GND23	M15
AH7	GND24	N15
ER	GND25	P15
L8	GND26	R15
Y8	GND27	T15
AF8	GND28	U15
A9	GND29	V15
AK9	GND30	W15
C10	GND31	M16
AH10	GND32	N16
E11	GND33	P16
H11	GND34	R16
AC11	GND35	T16
AF11	GND36	U16
A12	GND37	V16
C13	GND38	W16
AH13	GND39	M17
E14	GND40	N17
AF14	GND41	P17
AK15	GND42	R17
AH16	GND43	T17
E17	GND44	U17
AF17	GND45	V17
C18	GND46	W17
AH18	GND47	M18
A19	GND48	N18
AK19	GND49	P18
E20	GND50	R18
H20	GND51	T18
AC20	GND52	U18
AF20	GND53	V18
C21	GND54	W18
AH21	GND55	M19
A22	GND56	N19
AK22	GND57	P19
E23	GND58	R19
L23	GND59	T19
Y23	GND60	U19
AF23	GND61	V19
C24	GND62	W19
AH24	GND63	
GND64	GND64	
A25	GND65	
F25	GND66	
AE25	GND67	
AK25	GND68	
H26	GND69	
L26	GND70	
P26	GND71	
U26	GND72	
Y26	GND73	
AC26	GND74	
AF26	GND75	
AG27	GND76	
D28	GND77	
G28	GND78	
K28	GND79	
N28	GND80	
V28	GND81	
AA28	GND82	
AD28	GND83	
AH28	GND84	
F30	GND85	
J30	GND86	
M30	GND87	
W30	GND88	
AB30	GND89	
AE30	GND90	



GROUND

VTT_0	G9	NC	VGAVTT0	T18
VTT_1	G12	NC	VGAVTT1	T16
VTT_2	G15	NC	VGAVTT2	T37
VTT_3	G16	NC	VGAVTT3	T23
VTT_4	G19	NC	VGAVTT4	T21
VTT_5	G22	NC	VGAVTT5	T32
VTT_6	J24	NC	VGAVTT6	T38
VTT_7	M24	NC	VGAVTT7	T38
VTT_8	R24	NC	VGAVTT8	T43
VTT_9	T24	NC	VGAVTT9	T48
VTT_10	W24	NC	VGAVTT10	T56
VTT_11	AB24	NC	VGAVTT11	T60
NC_0	A1	NC	VGANC0	T116
NC_1	AK30	NC	VGANC1	T152
NC_2	G6	NC	VGANC2	T35
NC_3	R7	NC	VGANC3	T50
NC_4	T7	NC	VGANC4	T46

PROJECT : NT1
Quanta Computer Inc.

Size Custom	Document Number CRT & TV-OUT , VGA GND	Rev 1A
Date: Monday, April 21, 2003	Sheet 14 of 33	

BACKLIGHT CONTROL






-LID : from hardware control
 BLON : from VGA CHIP control
 DISP_ON : from ICH5 control

LCDBLON = 1 : LCD BACKLIGHT ON
 LCDBLON = 0 : LCD BACKLIGHT OFF


PANEL

ID: PANEL_ID3 PANEL_ID2 PANEL_ID1 PANEL_ID0
 ID3 17" WXGA 0 0 0 1




TOPANEA L

VGA DDR POWER



PANEL VCC CONTROL






PROJECT : NT1
Quanta Computer Inc.



Size Custom	Document Number	PANEL I/F	Rev 2A
Date: Monday, April 21, 2003		Sheet 15 of 33	

CARDBUS CONTROLLER - CB710(PCI I/F , CB I/F , Memorystick I/F)














U41A









U41B








U41C



CB710



PC CARD / CARD BUS INTERFACE







PLACEMENT NOTICE :

1. IDEALLY, PLACE 1 CAP PER POWER PIN AND BASED ON REAL CASE TO REDUCE.
2. PCMPCLKR, SKTAPCLKR, SCCLKR, SDCLKR AND MSCLKR MUST NEAR PCMCIA CHIP (Layout placement R near CB710 and C near socket)

DESIGN CHECK LIST :

1. CONFIRM PCMCIA POWER PLANEIDSEL,INT,REQ/GNT
2. CHECK CONNECTION OF -SUSPCM, -PME, -RI, -PCLOCK, -CLKRUN, PCMSPK AND RESET PIN
3. MAKE SURE ALL ABOVE PINS MAKE NO LEAKAGE CURRENT
4. CHECK IF ALL STRAPPED PIN CONNECT APPROPRIATVE




(Don't support PCMCIA S3 Ring-in Wakeup)

PROJECT : NT1
Quanta Computer Inc.

Size Custom Document Number **CARD BUS CB-710** Rev 1A

Date: Monday, April 21, 2003 Sheet 16 of 33

CARBUS CONTROLLER - CB1410




DESIGN CHECK LIST :

1. CONFIRM PCMCIA POWER PLANEIDSEL,INT,REQ/GNT
2. CHECK CONNECTION OF -SUSPCM, -PME, -RI, -PCLK, -CLKRUN, PCMSPK AND RESET PIN
3. MAKE SURE ALL ABOVE PINS MAKE NO LEAKAGE CURRENT
4. CHECK IF ALL STRAPPED PIN CONNECT APPROPRIATIVE

PLACEMENT NOTICE :


1. IDEALLY, PLACE 1 CAP PER POWER PIN AND BASED ON REAL CASE TO REDUCE.
2. PCMPCLKR, SKTAPCLKR, SCCLKR, SDCLKR AND MSCLKR MUST NEAR PCMCIA CHIP
(Layout placement R near T11410 and C near socket)
(when placing the series damping resistor , it is recommended to keep the stub less than 1 cm in length)






PROJECT : N1
Quanta Computer Inc.

Size	Document Number	CARD BUS ENE1410	Rev 1A
Date:	Monday, April 21, 2003	Sheet	17 of 33


CN18




**CARDBUS SLOT
FOX=WZ21131-G2**








4-IN-1 MEDIA BAY



IRLML5103
Rds (on) = 0.6




System can choice just support 3.3V SM card only.or use CP2211 to switch 3.3V & 5V



PROJECT : NT1
Quanta Computer Inc.


Size Custom	Document Number	CARD BUS SLOT	Rev 2A
Date: Monday, April 21, 2003	Sheet	18	of 33

1394 (FIREWIRE)



CONFIRM IDSEL, INT, REQ/GNT

PRIMARY 1394 PORT




DESIGN CHECK LIST :


1. CONFIRM 1394 POWER PLANE, IDSEL,INT,REQ/GNT
2. CHECK CONNECTION OF -SUSPCM, -PME, -RI, -PCLK, -CLKR, PCMSPK AND RESET PIN
3. MAKE SURE ALL ABOVE PINS MAKE NO LEAKAGE CURRENT
4. CHECK IF ALL STRAPPED PIN CONNECT APPROPRIATE

PLACEMENT NOTICE :


1. IDEALLY, PLACE 1 CAP PER POWER PIN AND BASED ON REAL CASE TO REDUCE.
2. PCMPCLKC RELATIVE R/C MUST NEAR 1394 CHIP
3. 1394PLVCC-T20W MUST NEAR 1394 CHIP
4. ALL 1394 TERMINATOR R/C MUST NEAR 1394 CHIP
5. 1394R0 AND 1394 R1 MUST NEAR 1394 CHIP
6. XTAL AND CAP MUST NEAR 1394 CHIP
7. 1394REG1 AND 1394REQ2 CAP MUST NEAR 1394 CHIP
8. 1394F0 AND 1394F1 CAP MUST NEAR 1394 CHIP




- * CardBUS not support Ring-in Wake up
- * Disable USB/LAN/Modem power for S3 mode need one week life
- * Modem S3 Wakeup




(Don't support AC-LINK)



AMP=1318228-1




CABLE DOCK



PROJECT : NT1
Quanta Computer Inc.

Size	Document Number	Rev
		1A
Date:	Monday, April 21, 2003	Sheet 21 of 33



The AMC20493-001 modem is used for mother board family MBAMC20493-001.

PROJECT : NT1
Quanta Computer Inc.

Size	Document Number	Rev
	AC97 CODEC	2A
Date:	Monday, April 21, 2003	Sheet 22 of 33

Layout trace short.

C922 and C924 must be Y3 type Capacitors for Nordic Countries only. Circuit traces for C922 and C924 should be less than 2 inches.

C970 & C982 must be placed near pins 7 (PWR+) and 6 (AGND).


C926 must be placed near pin 26 (CLK).

C928, C930 and C972 C930 must be placed near have max. pins 2 (AVDD) and 6 ESR of (AGND).

C944, C974 and C976 must be placed near pins 3 (Vc) and 4 (VRef).

C940 must have max. ESR of 2-ohms


AUDIO AMPLIFIER



GAIN0	GAIN1	Av
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB

TPA0312

HEADPHONE




INT. SPEAKER


CD/PHONE INPUT & MONOOUT

PLACE 5VAMP RELATIVE COMPONENT AS GROUT AND PUT BULK CAP NEAR OUTPUT



5VAMP REGULATOR



3VAUD REGULATOR





BATLOW WARNING TONE/PCSPK/PCMSPK GLUE LOGIC




EXT MIC


PROJECT : NT1
Quanta Computer Inc.

Size	Document Number	Rev
	AUDIO AMP, HEADPHONE & SPEAKER	1A
Date:	Monday, April 21, 2003	Sheet 23 of 33



- PLACEMENT NOTICE :**
1. IDEALLY, PLACE 1 CAP PER POWER PIN AND BASED ON REAL CASE TO REDUCE.
 2. SIOPCLK RELATIVE R/C MUST NEAR SIO CHIP
 3. 3243V+/- CAP MUST NEAR 3243 CHIP
 4. IRVCC, IRDPR AND IRGND RELATIVE R/C MUST NEAR IR MODULE
 5. COM AND PARALLEL PORT RELATIVE R/C MUST NEAR CONNECTOR
 6. FDD PULLUP MUST NEAR FDD CONNECTOR








PROJECT : NT1
Quanta Computer Inc.

Size Custom	Document Number	SIO PC87391	Rev 1A
Date:	Monday, April 21, 2003	Sheet	24 of 33


ODD CONNECTOR





FAN1 OUT CONNECTOR




FAN2 OUT CONNECTOR



HDD CONNECTOR



FAN3 OUT CONNECTOR







PLACEMENT NOTICE :

1. PUT THE BYPASS CAP AND INDUCTOR NEAR THE HDD AND ODD CONNECTOR
2. ALL DAMPING RESISTORS SHOULD NEAR ODD AND HDD CONNECTOR RESPECTIVELY
3. ALL PULLUP AND PULLDN SHOULD NEAR THE CONNECTOR
4. ALL IDE TRACE SHOULD KEEP 5:1.5 ID POSSIBLE AND 5:1.0 IS MINIMUM REQUIREMENT





PROJECT : NT1
Quanta Computer Inc.

Size Custom	Document Number	IDE&FAN	Rev 2A
Date: Monday, April 21, 2003	Sheet	25 of 33	




PLACEMENT NOTICE :


1. ALL USB PORT RELATIVE R/C/L MUST NEAR USB CONNECTOR
2. place the common-mode choke as close as possible to the connector pins
3. max trace length mismatch between usb 2.0 signal pair should be no greater than 150 mils






PLACEMENT NOTICE :




GPIO DECODER LOGIC 570 INPUT PORT



570 OUTPUT PORT





TOUCH PAD



PROJECT : NT1
Quanta Computer Inc.


Size Custom	Document Number	USB & 570 I/O	Rev 1A
Date: Monday, April 21, 2003	Sheet	26 of 33	







PROJECT : NT1
Quanta Computer Inc.

Size Custom	Document Number	BATTERY CHARGER	Rev 2A
Date: Monday, April 21, 2003	Sheet	28 of 33	






(17A)




(6A)




HIGH = 1.2V
LOW = 1.45V

(1.6A)

Set the 2.55VSUS
 $(1+PR90/PR91) * 0.5 = 2.56V$







1. When mode control signal is high/ low, the VR will operate to Northwood/ Prescott load line.
2. VID5(12.5) should be pulled high, when the VR operates to Northwood load line.

NTC Linearization Network for load-line compensation

FOR PRESCOTT BOOTSELECT = HI
FOR NORTHWOOD BOOTSELECT = LOW

 PROJECT : NT1 Quanta Computer Inc.		Size	Document Number	CORE VCC	Rev
		Custom			2A
Date:	Monday, April 21, 2003	Sheet	32	of	33



PROJECT : NT1
Quanta Computer Inc.

Size Custom	Document Number	Rev 2A
Date: Monday, April 21, 2003	CORE VCC POWER TRAIN	Sheet 33 of 33