



BLOCK DIAGRAM

PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : GND
- LAYER 3 : IN1
- LAYER 4 : SGND1
- LAYER 5 : SGND2
- LAYER 6 : IN2
- LAYER 7 : VCC
- LAYER 8 : BOT



BLF/BLFD Power On Sequence: S5 > S0



APU GROUP A power

APU GROUP B power

APU Power on sequence required:
Llano APU:
 1.Group A (+1.5V_SUS, +2.5V_VDDA) ramp before Group B (+VDD_CORE, +VDDNB_CORE, +1.2V_VDDPR)

HUDSON-M2/M3:
 1.+3V_S5 ramp before +1.1V_DUAL
 2.+3V ramp before +1.1V
 3.+3V_RTC must ramp at least 5 secs before the +3V_S5

Seymour XT S3 package Power-on sequence

All power rails reach nominal within 20ms

- 1 => +3V_GPU
- 2 => +VGPU_CORE/+1V_GPU
- 3 => +VGPU_CORE PWRGD to enable +1.5V_GPU
- 4 => +1V_GPU PWRGD to enable +1.8V_GPU

NOTE


- 1.+3V to turn on +3V_GPU
- 2.+3V_GPU ready to enable +VGPU_CORE/+1V_GPU (+1V_GPU will ramp up before +VGPU_CORE)
- 3.+VGPU_CORE PWRGD to enable +1.5V_GPU
- 3.+1V_GPU PWRGD to enable +1.8V_GPU


TRAVIS_L ANX3110 power on sequence

- 1.+3V must lead +1.2V_TRAVIS

- 2.+1.2V_TRAVIS must lead TRAVIS_RST#


NOTE: FCH must output PCIE_RST#_TRAVIS or APU_PCIE_RST# after +1.2V_TRAVIS ready





Quanta Computer Inc.
PROJECT : BLF_BLF D

Size	Document Number	Rev
	Clock Distribution Diagram	1C
Date:	Tuesday, April 19, 2011	Sheet 4 of 53



HDMI


P_GFX_TXP/N[3:0] correspond to DisplayPort 2.

LAN
WLAN
3G

Liano APU

Quanta Computer Inc.
PROJECT : BLF_BLFD


Size	Document Number	Rev
	Liano PCIE/UMI/GPP	1C
Date:	Tuesday, April 19, 2011	Sheet 5 of 53



+M_VREF
 +1.5V_SUS
 R44 39.2/F 4
 Place close to APU within 1"


Llano APU

Soldermask openings for all bottom side vias/TPs under FS1



Llano APU


1bios.ru




Quanta Computer Inc.
 PROJECT : BLF_BLFDD

Size	Document Number	Rev
		1C
Llano DDR3 MEM I/F		
Date:	Tuesday, April 19, 2011	Sheet 6 of 53

DP0 to LVDS




LVDS




LVDS Hot-plug

DPI to Hudson-M3 VGA output




VGA




CRT Hot-plug


Note: CLK_APU_HCLKP/N is 100MHz SSC
 Note: CLK_DP_NSSCP/N is 100MHz non-SSC




Llano APU




Debug only



NEAR CPU





Rset(Kohm)=0.0012*T-0.9308T+96.147,
 Shut down on 67degree (Follow thermal team report)
 Hysteresis is 30C




APU POWER TABLE


PIN NAME	NET NAME	VOLTAGE
VDD	+VDD_CORE	Dynamic
VDDNB	+VDDNB_CORE	Dynamic
VDDIO	+1.5V_SUS	+1.5V
VDDP	+1.2V_VDDP	+1.2V
VDDR	+1.2V_VDDR	+1.2V
VDDA	+2.5V_VDDA	+2.5V




Liano APU



DECOUPLING between PROCESSOR and DIMMs
Across VDDIO and VSS split





VID Override Circuit





HDT+ Connector

Debug only




 Quanta Computer Inc. PROJECT : BLF_BLF		Rev
		1C
Size	Document Number	
Llano DEBUG&OTHER		
Date:	Tuesday, April 19, 2011	Sheet 9 of 53







Quanta Computer Inc.
 PROJECT : BLF_BLFD
HUDSON-M3 GPIO/USB/AZ/RGMI

Size	Document Number	Rev
		1C

Date: Tuesday, April 19, 2011 Sheet 10 of 33




Note: CLK_FCH_SRCP/N is 100MHz SSC
 Note: CLK_DP_NSSCP/N is 100MHz non-SSC
 Note: CLK_PCIE_TRAVISP/N is 100MHz non-SSC
 Note: CLK_APU_HCLKP/N is 100MHz SSC
 Note: CLK_PCIE_VGAP/N is 100MHz SSC
 Note: GPP_CLK(0:8)P/N is 100MHz SSC capable



Quanta Computer Inc.
PROJECT : BLF_BLFD

Size	Document Number	Rev
	Hudson-M3 ACPI/PCICLOCK	1C

Date: Tuesday, April 19, 2011 Sheet 11 of 53



Board ID	ID1	ID2	ID3	ID4	ID5	ID6	ID7	ID8	ID9
UMA_SKU	H	L							
VGA_SKU			H	L					
W/O MDC									
FCH-M3				H	L				
FCH-M2									
W/O 3G					H	L			
W/ 3G									
1.5" 1.4"						H	L		
W/O BT								H	L
W/ BT									X
Reserve									X
Reserve									X



Quanta Computer Inc.
PROJECT : BLF_BLPD
Hudson-M3 SATA/HWM/SPI

Size: Document Number: Rev: 1C
 Date: Tuesday, April 19, 2011 Sheet: 12 of 53

PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.

HUDSON-M2 Part 5 of 5


Pinout table for HUDSON-M2 showing connections for VSS, VDD, and other signals across pins 1 to 75.



Quanta Computer Inc. PROJECT : BLF_BLFD HUDSON-M3 POWER/GND Date: Tuesday, April 19, 2011 Sheet 13 of 53

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

STRAPS PINS




EC_PWM2-->
SPI ROM: 2.2-KΩ 5k pull-down
LPC ROM: Pull-up to 3.3V_S5.
External pull-up resistor is not required as FCH has integrated 10-KΩ pull-up to 3.3V_S5.

REQUIRED STRAPS


	-----	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	-----	ALLOW PCIe Gen2 DEFAULT	-----	USE DEBUG STRAP	non_Fusion CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM DEFAULT	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	-----	FORCE PCIe Gen1	-----	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM	S5 PLUS MODE ENABLED

DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIe STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIe STRAPS	ENABLE PCI MEM BOOT




FCH PWRGD CKT



Quanta Computer Inc.
PROJECT : BLF_BLFD
Hudson-M3 STRAP/PWRGD
Date: Tuesday, April 19, 2011 Sheet 14 of 53



Place these Caps near So-Dimm0.








EMI Suggestion



Quanta Computer Inc.
PROJECT : BLF_BLFDD





Size	Document Number	Rev
	DDR3 SO-DIMM-0	1C
Date:	Tuesday, April 19, 2011	Sheet 15 of 53




1bios.ru


Quanta Computer Inc.
PROJECT : BLF_BLFDD

Size	Document Number	Rev
	DDRIII SO-DIMM-1	1C
Date:	Tuesday, April 19, 2011	Sheet 16 of 53





Quanta Computer Inc.
PROJECT : BLF_BLPD


Size	Document Number	Rev
	ROBSON_XT_PCIE_Interface	1C
Date:	Tuesday, April 19, 2011	Sheet 17 of 53






Need pull high near chip side
 Pure DIS FF need install
 Pure DIS DF should DEL
 MUXLESS should DEL



JTAG DEBUG PORT
 TESTEN=0V : Default
 TESTEN=3.3V : JTAG signals enabled



Quanta Computer Inc.
 PROJECT : BLF_BLPD
 Document Number: ROBSON_XT Main
 Date: Tuesday, April 18, 2011 Page: 18 of 83



CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN_A	GPIO2	Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled	0
RSVD BIF_VGA_DIS RSVD	GPIO8 GPIO9 GPIO21	VGA ENABLED	0 0 0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
RSVD AUD[1] AUD[0]	GENERICC HSYNC VSYNC	AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	0 0 11


AMD RESERVED CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET


H2SYNC	GENERICC	
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET		
GPIO21_BB_EN		

Memory Aperture size

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1



It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.



VDDRH_1 & VDDRH_2 --Dedicated power pins for memory clock pads for each channel. Should have the same voltage level as VDDR1.


VDDCI--Isolated (clean) core power for the I/O logic. Voltage level should match that of VDDC. POWER Same as VDDC

VDDR--Dedicated core power, provides power to the internal logic. 0.9 V - 1.2 V (± 5%)

PCIE_VDDC--PCI-E Digital Power Supply (Either 1.0 V or 1.1 V) 1.0 V -5% to 1.1 V +5%




1bios.ru

Quanta Computer Inc.
PROJECT : BLF_BLPD
 Size Document Number Rev 1C
ROBSON_Power_and_NC
 Date: Tuesday, April 19, 2011 Sheet 20 of 53




support 1gbt
VRAM (64M X 16)

DIVIDER RESISTORS	M93	PARK
MVREF TO 1.8V (Rd)	100R	40.2R
MVREF TO GND (Re)	100R	100R




route 50ohms
single-ended/100ohms diff
and keep short
For PARK-S3 only

Designator	Robson
Ra	5K
Rb	10R
Ca	120pF
Rg	51R



512MB DDR3




	QCI PN
SAMSUNG	AKD5MGWT500
HYNIX	AKD5MGWTW00

Quanta Computer Inc.
PROJECT : BLF_BLFD
Seymour S3 VRAM(DDR3 BGA96)
 Size: Document Number: Rev: 1C
 Date: Tuesday, April 19, 2011 Sheet 22 of 53


1bios.ru




VRAM Memory TYPE


Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP3	RAM_STRAP2	RAM_STRAP1	RAM_STRAP0	RAM_STRAP4	
				DVPDATA_3	DVPDATA_2	DVPDATA_1	DVPDATA_0	15"	14"
Hynix	H5TQ1G63DFR-11C	AKD5LZWTW02 (64M*16-1Gb)	512MB	0	1	0	0	0	1
	H5TQ2G63BFR-11C	AKD5MGWTW00 (128M*16-2Gb)	1GB	0	0	0	0	0	1
Samsung	K4W1G1646G-BC11	AKD5EGGT500 (64M*16-1Gb)	512MB	0	1	0	1	0	1
	K4W2G1646C-HC11	AKD5MGWT500 (128M*16-2Gb)	1GB	0	0	0	1	0	1



Thermal Sensor





 Quanta Computer Inc. PROJECT : BLF_BLFD		Rev
		1C
Size	Document Number	
BACO		
Date:	Tuesday, April 19, 2011	Sheet 24 of 53


1bios.ru



Quanta Computer Inc.

PROJECT : BLF_BLFD

Size	Document Number	Rev
	Blank	1C
Date:	Tuesday, April 19, 2011	Sheet 25 of 53




HDMI Hot-plug

R316,R311,R335,R330,R343,R339,R327 and R321 need to close to HDMI connector

Quanta Computer Inc.
PROJECT : BLF_BLF










Size	Document Number	Rev
	HDMI	1C
Date:	Tuesday, April 19, 2011	Sheet 26 of 53



1bios.ru

Quanta Computer Inc.
PROJECT : BLF_BLFD



Size	Document Number	Rev
	DP to LVDS (ANX3110)	1C
Date:	Tuesday, April 19, 2011	Sheet 27 of 53




Quanta Computer Inc.
PROJECT : BLF_BLF
 Document Number: **LVDS/CCD/CRT/USB**
 Date: Tuesday, April 16, 2011 Sheet 28 of 83

3 IN 1 CARD READER

Card reader controller <MMC>



3 IN 1 CARD READER




29


Quanta Computer Inc.
PROJECT : BLF_BLFD

Size	Document Number	Rev
	RTS5138 (Card Reader)	1C
Date:	Tuesday, April 19, 2011	Sheet 29 of 53

MINI Card Slot#1 (WiFi)





MINI Card Slot#2 3G




Quanta Computer Inc.
PROJECT : BLF_BLFID

Size	Document Number	Rev
	MINI Card(WLAN/3G/SIM)	1C
Date	Tuesday, April 18, 2011	Sheet 30 of 53


USB board




USB 3.0 CONN



USB Sleep & Charge MAXIM solution



USB 3.0 Power switch



CB0	CB1	Status
0	0	Auto mode
0	1	Force dedicated charger mode
1	X	Pass-Through(USB) mode: Connect DP/DM to TDP/TDM



1bios.ru




Quanta Computer Inc.

PROJECT : BLF_BLFD


Size	Document Number	Rev
	BLANK	1C
Date:	Tuesday, April 19, 2011	Sheet 32 of 53

SATA ODD

[ODD]




ODD Zero power .




SATA HDD

[HDD]



SATA HDD Re-driver IC




Colay with Redriver IC SATA Re-driver Bypass


SATA_TXP0	R164	0.4	BSATA_TXP0
SATA_TXN0	R165	0.4	BSATA_TXN0
SATA_RXN0	R166	0.4	BSATA_RXN0_C
SATA_RXP0	R167	0.4	BSATA_RXP0_C

Quanta Computer Inc.
PROJECT : BLF_BLFD
 Size: Document Number
HDD/ODD/MDC
 Date: Tuesday, April 19, 2011
 Sheet: 33 of 53
 Rev: 1C


Codec (CX20587)




Earphone



External MIC



Internal Speaker








Quanta Computer Inc.
PROJECT : BLF_BLFD

Doc Number: Audio(CX20587)/MDC
Date: Tuesday, April 15, 2011 Sheet 34 of 83

Atheros Lan AR8158


10/100 = 0 ohm CS00002JB38





AMD 10/100: AR8158-BL1A-R = AL008158001

LED0 = LAN_ACTLED	1	Over-clocking enable (default = 1)
	0	Over-clocking disable
LED1 = LAN_LINKLED#	1	SWR switch-mode regulator select Giga LAN pull High (default = 1)
	0	LDO linear regulator select 10/100M LAN pull Low


PLACE NEAR LAN IC SIDE





TRANSFORMER




14" RJ45- DFTJ08FR164
15" RJ45- DFTJ08FR169
Transformer- DB0EL5LAN02



1bios.ru



SM BUS PU



SMBUS Table


Devices	Address
1 Battery	
2 PCH SML1 3D Sensor EC EEPROM	32H A0H
3 VGA Board Thermal Sensor Touch Sensor HDMI CEC Light Sensor	98H 58H 34H 52H

Strap




SHBM-0: Enable shared memory with host BIOS
 Disabled (F1) if using FWH device on LPC.
 Enabled (D1) if using SPI flash for both system BIOS and EC firmware

ID EEPROM




SPI FLASH



INTERNAL KEYBOARD STRIP SET




HWPG circuit



Quanta Computer Inc.
 PROJECT : BLF_BLF0
 EC NPCE791L
 Date: Tuesday, April 16, 2011 Sheet 36 of 83


KEY BOARD Connector

INT Keyboard




TOUCH PAD BOARD


37



Power Board (UIF)



Power Switch (debug only)




Quanta Computer Inc.
PROJECT : BLF_BLFD

Size	Document Number FP/TP/KB Conn	Rev 1C
Date: Tuesday, April 19, 2011		Sheet 37 of 53


LED

AC-IN




BATTERY


Full Charge = White




POWER




CARDREADER




RF LED



HDD/ODD







When ON, means in S0
 When BLINK, means in S3
 When OFF, means in S5




Quanta Computer Inc.
PROJECT : BLF_BLFD

Size	Document Number	Rev
	LED	1C
Date: Tuesday, April 19, 2011	Sheet	38 of 53

APU FAN (THM)



1bios.ru

 Quanta Computer Inc. PROJECT : BLF_BLFD		Rev
		1C
Size	Document Number	
APU FAN		
Date:	Tuesday, April 19, 2011	Sheet 39 of 53


1bios.ru



Quanta Computer Inc.
PROJECT : BLF_BLFD

Size	Document Number	Rev
	BLANK	1C
Date:	Tuesday, April 19, 2011	Sheet 40 of 53

DNP: DO NOT POPULATE




1bios.ru

The component values are subject to adjust.

45W APU
 +VDD_CORE Icc_MAX=45A
 +VDDNB_CORE Icc_MAX=22A


35W APU
 +VDD_CORE Icc_MAX=36A
 +VDDNB_CORE Icc_MAX=18A

Total capacitor : 400uF
F: 320k Hz
(AVG 4.9A/ PEAK 7A) OCP:10A




Quanta Computer Inc.
PROJECT : BLF_BLFD

Size	Document Number	Rev
	+1.2V_VDDPR(G5602R41U)	1C
Date:	Tuesday, April 19, 2011	Sheet 42 of 53



Quanta Computer Inc.
PROJECT : BLF_BLF

Size	Document Number	Rev
	+1.1V_DUAL+1.1V	1C
Date:	Tuesday, April 19, 2011	Sheet 43 of 53



Total capacitor : 660 uF
ESR :
f : 300k Hz


Max. DCR=1.2m (Peak 21.6A ,RMS 15.6A)@Seymour XT

Robson LP (S3)


GFX_CORE_CNTRL1	GFX_CORE_CNTRL0	+VGPU_CORE
1	1	0.9V
1	0	0.95V
0	1	1.05V
0	0	1.12V

Seymour XT (S3)

GFX_CORE_CNTRL1	GFX_CORE_CNTRL0	+VGPU_CORE
1	1	0.9V
1	0	1.05V
0	1	1.1V
0	0	1.15V



$V_{out} = 0.8 \cdot (1 + R1/R2) = 1.8V$




$V_O = (0.8 \cdot (R1 + R2) / R2) \cdot R3 + 1.20V_{ohm}$

PCIE_VDDC
Madison_Park-->1.0V

Madison_Park	
R1	25.5K/F_4 (CS3252PB11)
R2	100K/F_4 (CS41002PB28)

1bios.ru




Total capacitor : 400uF
F: 320k Hz

OCP:8A
(Peak 3.8A)@Seymour XT


+1.5V_GPU
Fsw=300KHz
Iout=4A
O.C.P.=7A

$V_{OUT} = (1 + R1/R2) * 0.75$


 Quanta Computer Inc. PROJECT : BLF_BLFD		
Size	Document Number	Rev
	+1.5V_GPU	1C
Date:	Tuesday, April 19, 2011	Sheet 45 of 53

(Peak 0.5A, AVG 0.35A)


(Peak 0.1A, AVG 0.07A)



MEM_P1V5	MEM_P1V35	+1.5VSUS
1	DONT CARE	1.50V
0	1	1.35V
0	0	1.25V



1bios.ru



f : 400k Hz
ESR : 17mΩ
Total capacitor : 150 uF
(Peak 6.135A , AVG 4.295A)
OCP:10A


f : 500k Hz
ESR : 17mΩ
Total capacitor : 330uF
(Peak 4.353A, AVG 3.047A)
OCP: 8A





RDSon=14m ohm

RDSon=14m ohm





S5 plus mode

S0/S5 > High
S5+ > Low


































EMI



Quanta Computer Inc.
 PROJECT : BLF_BLFD
 DISCHARGE
 Date: Tuesday, April 19, 2011 Sheet 49 of 53 Rev 1C



		Quanta Computer Inc.	
		PROJECT : BLF_BLFD	
Size	Document Number	Rev	
	Screw	1C	
Date:	Tuesday, April 19, 2011	Sheet	50 of 53