



SJV50-CP Block Diagram

Project code: 91.4GH01.001
 PCB P/N : 48.4GH01.0SB
 REVISION : 09284-SB



CPU DC/DC ISL62882	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 45,46
SYSTEM DC/DC TPS51123	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5 47
SYSTEM DC/DC TPS51117	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 48
SYSTEM DC/DC TPS51117	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 48
SYSTEM DC/DC TPS51117	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT 49
RT9025	
INPUTS	OUTPUTS
3D3V_S0	1D8V_S0 50
G2997	
INPUTS	OUTPUTS
1D5V_S3	0D75_S0 50
SYSTEM DC/DC ISL62881	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE 52
SYSTEM DC/DC TPS51117	
INPUTS	OUTPUTS
DCBATOUT	+VGA_CORE 53



CHARGER ISL88731A	
INPUTS	OUTPUTS
DCBATOUT	BT+ 51

SJV50

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**

Size: A3 Document Number: **SJV50-CP** Rev: **SB**

Date: Wednesday, October 21, 2009 Sheet 1 of 67

PCH Strapping

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN#/GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

PCIE Routing





LANE1	LAN
LANE2	MiniCard WLAN

USB Table




Pair	Device
0	USB3
1	USB2
2	USB4
3	MINICARD1
4	WECAM
5	Touch Panel (X)
6	NC
7	NC
8	NC
9	USB1(HS)
10	Finger Print (X)
11	Blue Tooth
12	MINIC2
13	Cardreader

SJV50

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Table of Content			
Size A3	Document Number SJV50-CP	Rev SB	
Date: Wednesday, October 21, 2009		Sheet 2	of 67



FSC	0	1
SPEED	133MHz (Default)	100MHz








SJV50


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator**

Size A3 Document Number: **SJV50-CP** Rev: **SB**

Date: Wednesday, October 21, 2009 Sheet 3 of 67






2ND = 62.10055.321
62.10040.611

2ND = 62.10055.321
62.10040.611

SJV50

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (3/7)		
Size	Document Number	Rev
A3	SJV50-CP	SB
Date: Wednesday, October 21, 2009		
Sheet	6	of 67



PROCESSOR CORE POWER

VCC_CORE
52A

- AG35 VCC
- AG34 VCC
- AG33 VCC
- AG32 VCC
- AG31 VCC
- AG30 VCC
- AG29 VCC
- AG28 VCC
- AG27 VCC
- AG26 VCC
- AF35 VCC
- AF34 VCC
- AF33 VCC
- AF32 VCC
- AF31 VCC
- AF30 VCC
- AF29 VCC
- AF28 VCC
- AF27 VCC
- AF26 VCC
- AD35 VCC
- AD34 VCC
- AD33 VCC
- AD32 VCC
- AD31 VCC
- AD30 VCC
- AD29 VCC
- AD28 VCC
- AD27 VCC
- AD26 VCC
- AC35 VCC
- AC34 VCC
- AC33 VCC
- AC32 VCC
- AC31 VCC
- AC30 VCC
- AC29 VCC
- AC28 VCC
- AC27 VCC
- AC26 VCC
- AA35 VCC
- AA34 VCC
- AA33 VCC
- AA32 VCC
- AA31 VCC
- AA30 VCC
- AA29 VCC
- AA28 VCC
- AA27 VCC
- AA26 VCC
- Y35 VCC
- Y34 VCC
- Y33 VCC
- Y32 VCC
- Y31 VCC
- Y30 VCC
- Y29 VCC
- Y28 VCC
- Y27 VCC
- Y26 VCC
- V35 VCC
- V34 VCC
- V33 VCC
- V32 VCC
- V31 VCC
- V30 VCC
- V29 VCC
- V28 VCC
- V27 VCC
- V26 VCC
- U35 VCC
- U34 VCC
- U33 VCC
- U32 VCC
- U31 VCC
- U30 VCC
- U29 VCC
- U28 VCC
- U27 VCC
- U26 VCC
- R35 VCC
- R34 VCC
- R33 VCC
- R32 VCC
- R31 VCC
- R30 VCC
- R29 VCC
- R28 VCC
- R27 VCC
- R26 VCC
- P35 VCC
- P34 VCC
- P33 VCC
- P32 VCC
- P31 VCC
- P30 VCC
- P29 VCC
- P28 VCC
- P27 VCC
- P26 VCC

AUBURNDALE

1.1V RAIL POWER


CPU CORE SUPPLY

- VTT0 AH14
- VTT0 AH12
- VTT0 AH11
- VTT0 AH10
- VTT0 J14
- VTT0 J13
- VTT0 H14
- VTT0 H12
- VTT0 G14
- VTT0 G13
- VTT0 G12
- VTT0 G11
- VTT0 F14
- VTT0 F13
- VTT0 F12
- VTT0 F11
- VTT0 E14
- VTT0 E12
- VTT0 D14
- VTT0 D12
- VTT0 D11
- VTT0 C14
- VTT0 C13
- VTT0 C12
- VTT0 C11
- VTT0 B14
- VTT0 B12
- VTT0 A14
- VTT0 A13
- VTT0 A12
- VTT0 A11

- PSI# AN33
- VID0 AK35 H_VID0
- VID1 AK33 H_VID1
- VID2 AK34 H_VID2
- VID3 AL35 H_VID3
- VID4 AL33 H_VID4
- VID5 AM33 H_VID5
- VID6 AM35 H_VID6
- PROC_DPRSLPVR AM34

- VTT_SELECT G15 H_VTTVID1


- ISENSE AN35
- VCC_SENSE AJ34
- VSS_SENSE AJ35
- VTT_SENSE B15 TP_VSS_SENSE_VTT
- VSS_SENSE_VTT A15 TP_VSS_SENSE_VTT



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V

Clarksfield H_VTTVID1 = Low, VTT = 1.1V
Arrandale H_VTTVID1 = High, VTT = 1.05V



AUBURNF
62.10040.611
2ND = 62.10055.321


SJV50

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsin 221, Taiwan, R.O.C.


Title: **CPU (4/7)**

Size	Document Number	Rev
Custom	SJV50-CP	SB

Date: Wednesday, October 21, 2009 Sheet 7 of 67





Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V




2ND = 62.10055.321
62.10040.611


GRAPHICS
POWER
REG & I/O

AUBURDALE
GRAPHICS VIDS
DDR3 - 1.5V RAILS
1.1V
1.8V






2ND = 62.10055.321
62.10040.611



2ND = 62.10055.321
62.10040.611




SJV50

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsin 221, Taiwan, R.O.C.




Title: **CPU (6/7)**

Size A3	Document Number SJV50-CP	Rev SB
Date: Wednesday, October 21, 2009	Sheet 9 of	67

SO-DIMM VREFDQ (M3) Circuit for Clarksville Processor




SB 0817








2ND = 62.10055.321
62.10040.611

AUBURNDALE

RESERVED



VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.



PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled


CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port

CFG7(Reserved) - Temporarily used for early Clarksville samples.	
CFG7	Clarksville (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.










SJV50

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (7/7)		
Size A3	Document Number SJV50-CP	Rev SB
Date: Wednesday, October 21, 2009 Sheet 10 of 67		



INTVVRMEN- Integrated SUS
1.1V VRM Enable
High - Enable internal VRs

Integrated VccSua1_05,VccSua1_5,VccCl1_5		
INTVVRMEN	High=Enable	Low=Disable
Integrated VccLan1_05VccCl1_05		
LAN100_SLP	High=Enable	Low=Disable



SJV50



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	PCH (1/9)	
Size	Document Number	Rev
A3	SJV50-CP	SB
Date:	Wednesday, October 21, 2009	Sheet 11 of 67

LAN








MINICARD1

MINICARD2



PCIECLKRQ{0,3,4,5,6,7}# should have a 10K pull-up to +3VALW.

PCIECLKRQ{1,2} should have a 10K pull-up to +1.05VS (But CRB is pull-up to +3VS).




SJV50



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (2/9)**

Size A3 Document Number: **SJV50-CP** Rev: **SB**

Date: Wednesday, October 21, 2009 Sheet 12 of 67






LVDS

Digital Display Interface


CRT



GPIO8 has a weak[20K] internal pull up.
No need to have external pull down/up.
GPIO8 pin set to high at reset.

GPIO15 has a weak[20K] internal pull down.
No need to have external pull up/down.
GPIO 15 pin is set to low at reset.
Low : ME Crypto TLS with no confidentiality
High : ME Crypto TLS with confidentiality

GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.





SJV50

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (6/9)**



Size: A3 Document Number: **SJV50-CP** Rev: **SB**

Date: Wednesday, October 21, 2009 Sheet 16 of 67



SJV50


Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title PCH (9/9)	
Size A3	Document Number SJV50-CP
Date: Wednesday, October 21, 2009	Rev SB
Sheet 19 of 67	





SB 0819







SB 0817



SB 0817




Place these caps close to VTT1 and VTT2.






NORMAL TYPE

DDR3-204P-9-GP
62.10017.G11
H = 5.2mm



Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0x0A0
SO-DIMMA TS Address is 0x30

If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0x0A2
SO-DIMMA TS Address is 0x32




Layout Note:
Place these Caps near SO-DIMMA.








SJV50

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Hsi Road, Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		DDRIII Socket DM1	
Size	Document Number	SJV50-CP	
Custom		SB	
Date:	Wednesday, October 21, 2009	Sheet	20 of 67






NORMAL TYPE



Note:
SO-DIMMB SPD Address is 0x44
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from
the Processor than SO-DIMMA



Place these caps
close to VTT1 and
VTT2.



FUNCTION TABLE

SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMSn+ TMDSn- = ATMSn- TMDSCLK+ = ATMDSCLK+ TMDSCLK- = ATMDSCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMSn+ = High Impedance ATMSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-

\bar{E}	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1




SJV50


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

FX SWITCH		
Title		
Size	Document Number	Rev
A3		SB
Date:	Wednesday, October 21, 2009	Sheet 22 of 67

Layout Note:
Place these resistors
close to the CRT-out
connector




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.




CRT I/F & CONNECTOR


CT87 and CT43
FOR UMA, change to 27pF
(78.27034.1FL)



Hsync & Vsync level shift












DDC_CLK & DATA level shift



SJV50

緯創資通 Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CRT CONN	
Title	Rev
Size	Document Number
SJV50-CP	
Date: Wednesday, October 21, 2009	Sheet 24 of 67



SJW50


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDMI CONNECTOR**

Size A3	Document Number	Rev
	SJW50-CP	SB

Date: Wednesday, October 21, 2009 Sheet 25 of 67

SATA Connector




SJV50


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





Title		
HDD CONN		
Size	Document Number	Rev
	SJV50-CP	SB
Date:	Wednesday, October 21, 2009	Sheet 26 of 67

ODD Connector




SJV50

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
ODD	
Size	Document Number
SJV50-CP	
Date:	Rev
Wednesday, October 21, 2009	SB
Sheet 27 of 67	




SJV50

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		USB CONN	
Size	Document Number	SJV50-CP	Rev
Date: Wednesday, October 21, 2009	Sheet	29	of 67
			SB



SJV50




 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
BCM57780	
Size	Document Number
Custom	SJV50-CP
Date:	Wednesday, October 21, 2009
Sheet	30 of 67
Rev	SB

LAN Connector

LAN Connector


- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

GIGA Lan Transformer





SJV50


		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
LAN CONN			
Size	Document Number	Rev	
A3	SJV50-CP	SB	
Date:	Wednesday, October 21, 2009	Sheet	31 of 67




AUDIO OP AMPLIFIER




SJV50

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
AUDIO AMP AND JACK	
Size	Document Number
	SJV50-CP
Date: Wednesday, October 21, 2009	Rev SB
Sheet 33	of 67



Internal Speaker



LINE OUT



MIC IN




SJV50

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **AUDIO jack**

Size	Document Number	Rev
	SJV50-CP	SB

Date: Wednesday, October 21, 2009 Sheet 34 of 67






MDC 1.5 CONN




SJV50

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
MDC	
Size	Document Number
SJV50-CP	
Date: Wednesday, October 21, 2009	Rev SB




5,15,30,37,39,56,58 PLT_RST# >>>


5 IN 1 CARD-READER (SD/MMC/MS/MS PRO/XD)



C1250 near CARD1 pin23





EMI capacitor





SJV50


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Cardreader			
Size	Document Number	SJV50-CP	Rev SB
Date: Wednesday, October 21, 2009	Sheet	36 of	67






C1252 & C1254 CLOSE TO G787




T8=90C
 $THERM_SET = [(Tset-72) \times 0.02+0.34] \times VCC$




SV50




EC BIOS Flash ROM



System BIOS Flash ROM







GOLDEN FINGER FOR DEBUG BOARD



SJV50


TOUCH PAD




SJV50

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Touch PAD and FP			
Size	Document Number		Rev
	SJV50-CP		SB
Date: Wednesday, October 21, 2009			
	Sheet	41 of	67

LED



FRONT_PWRLED# R	ECT521	SC10P50V2JN-4GP
STDBY_LED# R	DY ECT521	SC10P50V2JN-4GP
DC_BATFULL# R	DY ECT531	SC10P50V2JN-4GP
CHARGE_LED# R	DY ECT531	SC10P50V2JN-4GP
BLT_LED# 1 R	DY ECT511	SC10P50V2JN-4GP
WLAN_LED# R	DY ECT171	SC10P50V2JN-4GP
3G_LED# R	DY ECT281	SC10P50V2JN-4GP
	DY ECT22	SC10P50V2JN-4GP



SJV50

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LED&POWERBD CONN**

Size: Document Number






Date: Wednesday, October 21, 2009

Rev: SB


Sheet 42 of 67

Run Power


-1 1001




ISL62883 VCC_CORE




TPS51123 5V/3D3V




RT9026 0D75V_S0




RT9025 1D5V




RT9025 1D8V




Charger BQ24745



Adapter







RT8209B 1D05V



SJV50

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Power Block Diagram			
Title	Document Number	Rev	SB
SJV50-CP		Sheet	44 of 67
Date: Wednesday, October 21, 2009			







SJV50

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		ISL62882 CPU CORE (1/2)	
Size	Document Number	Rev	SB
Date: Wednesday, October 21, 2009		Sheet 46	of 67



2009/06/30 Wayne



Iomax=6A
OCP>9A

Iomax=5A
OCP>7.5A

Iomax=6A
OCP>9A

79.22710.6AL
20090708wayne

20090708wayne

Close to VFB Pin (pin5)

$$V_{out} = 2 * (1 + R1/R2)$$

	GND	VREF	VREG3	VREG5
SKIPSEL	AUTOSKIP	PWM	00A AUTOSKIP	00A AUTOSKIP
TONSEL	200k/CH1 250k/CH2	245k/CH1 305k/CH2	300k/CH1 375k/CH2	365k/CH1 460k/CH2

SJV50

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51123 5V/3D3V**


Size: Document Number

Date: Wednesday, October 21, 2009


Sheet 47 of 67

Rev: **SB**

RT9025 for 1D8V_S0




G2997 for 0D75V_S3




SJV50

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
RT9025 1D8V/G2997 0D75	
Size	Document Number
SJV50-CP	
Date: Wednesday, October 21, 2009	Sheet 50 of 67



TPS51117 for VGA

$$V_{out} = 0.75 * ((1 + (R1/R2)))$$



MADSION PRO

	I/O	Inter Pull Low	GPIO TABLE
NV_VDD_ALTV0	O	YES	GPU VOLTAGE L: 1.00V GPU VOLTAGE H: 0.90V

PARK XT

	I/O	Inter Pull Low	GPIO TABLE
NV_VDD_ALTV0	O	YES	GPU VOLTAGE L: 1.05V GPU VOLTAGE H: 0.90V

	R331
MADSION PRO	15KR2F 64.15025.6DL
PARK XT	10KR2F 64.10025.6DL

SJV50


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51117 VGA CORE**


Size A3 Document Number: **SJV50-CP** Rev: **SB**

Date: Wednesday, October 21, 2009 Sheet 53 of 67

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



SJV50

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size

Document Number







SJV50-CP

Rev

SB

Date: Wednesday, October 21, 2009

Sheet 54 of 67




SJV50

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		EMI/Spring/Boss	
Size	Document Number	Rev	SB
Date: Wednesday, October 21, 2009		Sheet 55	of 67

SJV50-CP

Check test point




Test Point放在Dimm Door打開可量測處


SJV50

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
AFTE TP		
Size	Document Number	Rev
A3	SJV50-CP	SB
Date:	Wednesday, October 21, 2009	Sheet 56 of 67


+3VS to 3.3V_DELAY Transfer




-1M 1021



RT9025 for 1V_VGA



G9661 for 1D8V_VGA



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title		
ATI POWER		
Size	Document Number	Rev
A3	SJV50-CP	SB
Date: Wednesday, October 21, 2009		
Sheet		of
57		67

4 PEG_TXP[15.0] <<< PEG_TXP[15.0]
 4 PEG_TXN[15.0] <<< PEG_TXN[15.0]

4 PEG_RXP[15.0] <<< PEG_RXP[15.0]
 4 PEG_RXN[15.0] <<< PEG_RXN[15.0]

VGA1A 1 OF 8

PCI EXPRESS INTERFACE




SJV50




緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title		Madison PCIE	
Size	Document Number	Rev	SB
A3	SJV50-CP		
Date:	Wednesday, October 21, 2009	Sheet	58 of 67


Layout notice:
It should be pleace near HDMI connector



It's strap for GDDR3-136ball
Need to Clarify







For SSTL-1.8/SSTL-2/DDR1/GDDR1: 0.5 * VDDR1.
 For DDR3/GDDR3/GDDR4/GDDR5: 0.7 * VDDR1.

DIVIDER RESISTORS	GDDR5	GDDR3	DDR3
MVREF	1.5V	1.8/1.5V	1.5V
MVREF TO PWR	40.2R	40.2R	40.2R
MVREF TO GND	100R	100R	100R


For SSTL-1.8/SSTL-2/DDR1/GDDR1: 0.5 * VDDR1.
 For DDR3/GDDR3/GDDR4/GDDR5: 0.7 * VDDR1.

DIVIDER RESISTORS	GDDR5	GDDR3	DDR3
MVREF	1.5V	1.8/1.5V	1.5V
MVREF TO PWR	40.2R	40.2R	40.2R
MVREF TO GND	100R	100R	100R

Madison: MEM_CALRP[0,2] signals are used.
 Park: MEM_CALRP1 and MEM_CALRN1 are used.

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS
TX_PWRS_ENB (Internal PD)	GPI00	PCIe Full TX Output Swing Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing	x
TX_DEMPH_EN (Internal PD)	GPI01	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	x
RESERVED	GPI08	RESERVED	0
BIF_VGA_DIS	GPI09	VGA ENABLED	0
RESERVED	GPI021	RESERVED	0
BIOS_ROM_EN	GPI022_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
VIP_DEVICE_STRAP_ENA (Internal PD)	GPI0[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	x x x
RSVD	V2SYNC		0
RSVD	H2SYNC		0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 00: No audio function 01: Audio for DisplayPort and HDMI (if adapter is detected) 10: Audio for DisplayPort only 11: Audio for both DisplayPort and HDMI	x x

AMD RESERVED CONFIGURATION STRAPS				
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				
H2SYNC, GENERIC, GPIO2, GPIO21				
If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1		
Size of the primary memory apertures	SPIO[13,12,11]	Manufacturer	Part Number	GPIO[13,12,11]
V	128MB	ST Microelectronics	M25P05A	0100
	256MB		M25P10A	0101
	64MB		M25P20	0101
	32MB		M25P40	0101
512MB	x	Chingis (formerly PMC)	M25P80	0101
1GB	x			
2GB	x		Pm25LV512A	0100
4GB	x		Pm25LV101A	0101



Designator	For M97-M2	For Mannheim
R_MEM_1	10K	10K
R_MEM_2	40R/Short	680R
R_MEM_3	DY	DY
C_MEM	2.2nF	68pF

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.


File: **Madison Memory / Straps**

Doc Number: **SJV50-CP**

Rev: **SB**



Date: Wednesday, October 21, 2009 11:52:42 AM

DDR3



SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U






- 62,63 DQMA#[0..7] <<>
- 62,63 RDQSA[0..7] <<>
- 62,63 WDQSA[0..7] <<>
- 62,63 MAA[0..12] <<>
- 62,63 MDA[0..63] <<>



SJV50

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title VRAM(2/4)			
Size A3	Document Number SJV50-CP		Rev SB
Date: Wednesday, October 21, 2009 Sheet 64 of 67			

DDR3



SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U

SJV50


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM(3/4)**




Size: A3 Document Number: **SJV50-CP** Rev: **SB**

Date: Wednesday, October 21, 2009 Sheet: 65 of 67

DDR3



SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U



- 62.65 DQMB#[0..7] <<>
- 62.65 RDQSB#[0..7] <<>
- 62.65 WDQSB#[0..7] <<>
- 62.65 MAB[0..12] << MAB[0..12]
- 62.65 MDB[0..63] <<> MDB[0..63]

SJV50

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM(4/4)**

Size: A3, Document Number: **SJV50-CP**, Rev: **SB**

Date: Wednesday, October 21, 2009, Sheet 66 of 67

SB
0812
Page57-66: change GPU
Page24: swap U5 & U6
Page15: change R112 to 22ohm
Page43: D8 change to 83.00016.B11 83.00016.K11 83.00016.F11
Page25: change PS8325 to PS8271
Page4: add R660 RN74 for DIS_ONLY
Page8: add R180 R668 R669 R685 R695 for DIS_ONLY
Page8: change C190 C192 C193 C194 to UMA_PX
Page5: add RN75 for DIS_ONLY
Page52: change GFX to UMA_PX
Page12: change R385 to DIS_ONLY and X4 C529 C530 to UMA_PX and add R381 R640
Page14: change RN48 RN49 R149 R153 C62 C63 C66 C67 C68 C69 C76 C77 to UMA_PX
Page16: cahgne R194 to UMA_DIS_ONLY and change R196 to PX
Page17: change R150 R170 C219 C220 to UMA_PX and add R696 R697 for DIS_ONLY
Page22: change U30 U33 R320 R321 C359 C360 C361 C388 C392 C394 to PX
Page22: add RN76 RN77 RN78 RN80 for DIS_ONLY
Page22: change U13 U14 R266 to PX and add RN81 for DIS_ONLY
Page22: change U24 to PX and add R698 for DIS_ONLY
Page22: change U39 C45 to PX and add RN82 for DIS_ONLY
Page23: change U12 R143 to PX and change R111 to UMA_PX and add R699 for DIS_ONLY
Page23: change U1 to PX and add R700 for DIS_ONLY
Page24: change U6 to UMA_PX
Page24: change U35 U38 R49 to PX and add RN83 for DIS_ONLY
Page40: change R84 to 65W and change R88 to 90W
0814
Page50: DY R571 and add R649
Page59: add R774 DY
Page53: change R334 to 7.5K(64.75015.6DL) and add Q51 R775
Page53: change R331 to 15K(64.15025.6DL) DY and change R322 R328 C419 DY
Page3: change C297 C298 from 27p to 12p
Page32: codec co-layout
Page11: change 1D05V_S0 to 3D3V_S5
Page5,8,10,13,16,20,21,43,50: System Level Implementation to Reduce S3 State Power On
0817
Page59: swap SWAP_NV_HDMI_DATA0+/- and NV_HDMI_DATA2+/-
Page43: add Q48, R725, R726, R52 and C943 for 1D5V_S0_PWRGD level shift
Page5: change U86 pin1,2 connection to 1D5V_S0_PWRGD
Page50: change R724 pin1 connection to 1D5V_S0_PWRGD
Page32: R778 option ALC271
Page10: RN51 DY, change netname M_VREF_DQ_DIMM0, M_VREF_DQ_DIMM1
Page20: del R67 U80 R791 R65 R66; R289 C403 C402 no-option, off-page M_VREF_DQ_DIMM0
Page21: del R67 U80 R791 R65 R66; R289 C403 C402 no-option, off-page M_VREF_DQ_DIMM0
0819
Page43: U41 change to 84.04468.037
Page59: change VGA_XIN1 connect to VGA1B.AW34
Page53: R331 DIS, Q51 DY to keep +VGA_CORE 1.05V
Page59: change RN79 to R378
Page23: change R19 pin2 connect to BRIGHTNESS_DIS
Page5: RN75 mount
Page20: del R718 RN84
Page24: U6 change to 73.2G125.A07 UMA_PX(the same as U5), and modify enable to High active
Page43: Q48 change to Q48 and Q49
Page16: Q47 change to BJT 84.T3904.C11
Page50: del Q45
Page16: C939 change to 47nF
Page30: U34 R318 C37 DY, R32 mount
0820
Page33: change RT17 RT18 to 22K for gain
Page63-66: swap the signals of VRAM
Page47: change R542 R546 to 63.00000.00L
0821
Page43: change part reference C593 to C718
Page32: change codec co-layout to ALC272
Page5: change R151.1 to 1D5V_S0_DDR
Page16: change RN32 to R648 single resistor
Page47: R532 mount,R523 DY
Page47: change R531,R259 to 64.13035.6DL
Page48: change R539 to 64.10R05.55L
Page48: change R549 to 64.20035.6DL
Page48: change R534 to 64.95315.6DL
Page48: change U23,U58 to 74.51117.073
Page48: Delete R543
Page48: change R258 to 64.13025.6DL
Page49: change U51 to 74.51117.073
Page49: change R235 to 64.75015.6DL
Page53: change U36 to 74.51117.073
Page53: Delete R326
Page50: change U66 to 74.02997.A79
Page33: delete R708

0824
Page52: change U49 to 74.62881.A73
0825
Page12: delete R228
Page32: add R152
Page11: change R422 to 63.47034.1DL
Page39: add R228 DY
0827
Page25: delete D3
0916
Page15: change R127 to 63.10334.1DL mount

SJV50

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehshih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehshih, Taipei Hsien 221, Taiwan, R.O.C.	
HISTORY			
File	Document Number		Rev.
Size	SJV50-CP		SB
Date	Wednesday, October 21, 2009	Issue	07 of 07